

## *32-bit Microcontroller*

CMOS

# FR60Lite MB91220/S Series

## MB91F223/F223S/MB91V220

### ■ OVERVIEW

MB91220/S series is a line of single-chip microcontrollers based on a 32-bit high-performance RISC CPU and integrating a variety of I/O resources for embedded control applications.

The MB91220/S series is designed to be best suited for embedded applications which require high-speed and high-performance processing power in the CPU, such as DVD players, printers, TV sets, and the PDP control. The MB91220/S series is a line of CPUs in the FR60Lite implemented by FR\* family.

\* : FR, the abbreviation of FUJITSU RISC controller, is a line of products of FUJITSU Limited.

Be sure to refer to the “Check Sheet” for the latest cautions on development.

“Check Sheet” is seen at the following support page

URL : <http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

“Check Sheet” lists the minimal requirement items to be checked to prevent problems beforehand in system development.

# MB91220/S Series

## ■ FEATURES

### • FR60Lite CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Maximum operating frequency : 32 MHz (Source oscillation is 4 MHz with x8 multiplier-PLL clock multiplier system)
- 16-bit fixed-length instructions (basic instructions)
- Instruction execution speed : 1 instruction per cycle
- Instruction set optimized for embedded application : Memory-to-memory transfer, bit manipulation, barrel shift instructions etc.
- Instructions supported by C language : Function entry/exit instructions, multiple-register load/store instructions.
- Register interlock function : Easier assembler coding enabled
- Built-in multiplier supported at the instruction level
  - Signed 32-bit multiplication : 5 cycles
  - Signed 16-bit multiplication : 3 cycles
- Interrupt (PC/PS save) : 6 cycles (16 priority levels)
- Harvard architecture allowing program access and data access to be executed simultaneously.
- Instruction set compatible with FR family

### • Internal Peripheral Functions

- Internal ROM size & ROM type
  - Flash Memory : 512 Kbytes (MB91F223/S)
- Internal RAM size : 16 Kbytes (MB91F223/S) / 64 Kbytes (MB91V220)
- General-purpose ports : up to 120 ports (including 4 input-only ports)
- 8/10-bit A/D converter (Sequential comparison type)
  - 8/10-bit resolution : 24 channels
  - Conversion time : 3  $\mu$ s (16/32 MHz)
  - Set the PLL multiplier and the division ratio of peripheral circuit clocks so that the above conversion time is achieved.
  - 32 MHz : Source oscillation (4 MHz) with x8 multiplier, divided by 1
  - 16 MHz : Source oscillation with x8 multiplier, divided by 2
- D/A converter (R-2R type)
  - 8-bit resolution : 2 channels
- External interrupt : 8 channels
- Bit search module (for REALOS)
- LIN-UART (full duplex double buffer type) : 4 channels
  - Synchronous/asynchronous clock operations selectable
  - Sync-break detection
  - Dedicated built-in baud-rate generator
- I<sup>2</sup>C Bus interface\* : 2 channels
- Stepping motor controller (SMC) : 4 channels
  - 10-bit PWM with 4 high-current outputs for each channel
- 8/16-bit PPG timer : 16 channels
- 16-bit reload timer : 3 channels
- 16-bit free-run timer : 2 channels (ICU/OCU linkage)
- 16-bit pulse width counter : 1 channel
- Input capture : 4 channels (free-run timers ch.0 and ch.1). ch.0 linked to PWC
- Output compare : 2 channels (free-run timer ch.0)
- LCD controller : SEG0 to SEG31/COM0 to COM3 (shared with port)
- 16-bit timebase/watch dog timer

(Continued)

*(Continued)*

- Sound generator : 3 channels
- Real-time clock
- 32 kHz sub clock (not supported in devices with an S suffix in the part number)
- C-CAN : 2 channels
- Low power consumption modes : sleep mode, stop mode, watch mode
- Package : LQFP-144 (FPT-144P-M08)
- CMOS technology : 0.35  $\mu\text{m}$
- Power supply voltage : 5 V (Internal logic : 3.3 V, I/O : 5.0 V (step-down circuit used))

\* : Purchase of Fujitsu I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use, these components in an I<sup>2</sup>C system provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.


# MB91220/S Series

## ■ PRODUCT LINEUP

The table below shows the product lineup of the MB91220/S series. Embedded peripheral functions which are not listed are common functions.

	MB91V220	MB91F223/S
ROM/Flash size	External SRAM	512 Kbytes
RAM size	64 Kbytes	16 Kbytes
External interrupt	8 channels	
DMA Controller	5 channels	
8 /10-bit A/D Converter	24 channels	
D/A Converter	2 channels	
LIN-UART	4 channels	
I <sup>2</sup> C	2 channels	
Stepping Motor Controller	4 channels	
8 /16-bit PPG Timer	16 channels	
16-bit Reload Timer	3 channels	
16-bit Free-Run Timer	2 channels	
16-bit Pulse Width Counter	1 channel	
Input Capture Unit	4 channels	
Output Compare Unit	2 channels	
LCD Controller	4 COM, 32 SEG	
Sound Generator	3 channels	
Real Time Clock	Yes	
32 kHz Sub Clock	Yes	Yes : MB91F223 No : MB91F223S
External bus	Addr 16 bits Data 16 bits	
Others	Evaluation product	Flash memory product
On Chip Debug Support Unit	DSU4	—
C-CAN	2 channels 32-message buffer	

## PIN ASSIGNMENT



# MB91220/S Series

## ■ PIN DESCRIPTIONS

Pin No.	Pin name	I/O circuit type*	Function
129	X0	A	Main clock (oscillator) input.
128	X1	A	Main clock (oscillator) output.
16	X0A	B	Sub clock (oscillator) input.
17	X1A	B	Sub clock (oscillator) output.
108	INITX	C	External reset input
105	MD2	D	Mode pin 2. The setting on this pin determines the basic operation mode. Connect it to VCC or VSS.
106	MD1	D	Mode pin 1. The setting on this pin determines the basic operation mode. Connect it to VCC or VSS.
107	MD0	D	Mode pin 0. The setting on this pin determines the basic operation mode. Connect it to VCC or VSS.
29 to 35	P00 to P06	G	General-purpose I/O port
	SEG24 to SEG30		SEG output from LCDC
	D00 to D06		External data bus bit00 to bit06
36	P07	G	General-purpose I/O port
	SEG31		SEG output from LCDC
	ATGX		External trigger input for A/D converter.
	D07		External data bus bit07
21 to 28	P10 to P17	G	General-purpose I/O port
	SEG16 to SEG23		SEG outputs from LCDC
	D08 to D15		External data bus bit08 to bit15
144	P20	F	General-purpose I/O port
	SEG0		SEG output from LCDC
	A00		External address bus bit00
1 to 7	P21 to P27	F	General-purpose I/O port
	SEG1 to SEG7		SEG outputs from LCDC
	A01 to A07		External address bus bit01 to bit07
8 to 15	P30 to P37	F	General-purpose I/O port
	SEG8 to SEG15		SEG outputs from LCDC
	A08 to A15		External address bus bit08 to bit15
116	P40	M	General-purpose I/O port: Valid when the data input specification is prohibited on UART0.
	SIN0		UART0 data input. Because this input is used as necessary while UART0 is used for input operation, the port output needs to be disabled except when it is used intentionally.
	INT0		External interrupt input. Because those inputs are used as necessary while the pertinent external interrupt is enabled, the port outputs need to be disabled except when they are used intentionally.

(Continued)

# MB91220/S Series

Pin No.	Pin name	I/O circuit type*	Function
117	P41	I	General-purpose I/O port: Valid when the data output specification is prohibited on UART0.
	SOT0		UART0 data output: Valid when the clock output specification is permitted on UART0 .
118	P42	I	General-purpose I/O port: Valid when the clock output specification is prohibited on UART0.
	SCK0		UART0 clock input/output: Valid when the clock output specification is permitted on UART0.
119	P43	M	General-purpose I/O port: Valid when the data input specification is prohibited on LIN-UART1.
	SIN3		UART1 data input. Because this input is used as necessary while UART1 is used for input operation, the port output needs to be disabled except when it is used intentionally.
	INT1		External interrupt input. Because those inputs are used as necessary while the pertinent external interrupt is enabled, the port outputs need to be disabled except when they are used intentionally.
120	P44	I	General-purpose I/O port: Valid when the data output specification on UART1 is prohibited.
	SOT3		LIN-UART1 data output: Valid when the data output specification is permitted on LIN-UART1.
121	P45	I	General-purpose I/O port: Valid when the clock output specification is prohibited on LIN-UART1.
	SCK3		LIN-UART1 clock input/output: Valid when the clock output specification is permitted on LIN-UART1.
134	P46	I	General-purpose I/O port
	ASX		Address strobe output: Valid when the address strobe output is permitted.
135	P47	I	General-purpose I/O port
	SYSCCLK		System clock output: Valid when the system clock output specification is permitted. A clock with the same frequency as that external bus operation frequency is output at this pin (Clock output stops at transition to the STOP state).
122	P50	M	General-purpose I/O port : Valid when the data input specification is prohibited on LIN-UART2.
	SIN4		LIN-UART2 data input. Because this input is used as necessary while LIN-UART2 is used for input operation, the port output needs to be disabled except when it is used intentionally.
	CK0		External clock input for free-run timer 0
	CS0X		Chip select 0 output: Valid when the chip select 0 is permitted to output.

(Continued)

# MB91220/S Series

Pin No.	Pin name	I/O circuit type*	Function
123	P51	I	General-purpose I/O port: Valid when the data output specification is prohibited on LIN-UART2.
	SOT4		LIN-UART2 data output: Valid when the data output specification is permitted on LIN-UART2.
	CS1X		Chip select 1 output: Valid when the output specification is permitted on chip select 1.
124	P52	I	General-purpose I/O port: Valid when clock output is prohibited on LIN-UART2.
	SCK4		LIN-UART2 clock input/output: Valid when the clock output specification is permitted on LIN-UART2.
	CS2X		Chip select 2 output: Valid when the output specification is permitted on chip select 2.
125	P53	M	General-purpose I/O port: Valid when the data input specification is prohibited on LIN-UART3.
	SIN5		LIN-UART3 data input. Because this input is used as necessary while LIN-UART3 is used for input operation, the port output needs to be disabled except when it is used intentionally.
	CK1		External clock input for free-run timer 1
	CS3X		Chip select 3 output: Valid when the output specification is permitted on chip select 3.
130	P54	I	General-purpose I/O port: Valid when data output specification is prohibited on LIN-UART3.
	SOT5		LIN-UART3 data output: Valid when the data output specification is permitted on LIN-UART3.
	RDX		External bus read strobe output: Valid at the external bus mode.
131	P55	I	General-purpose I/O port: Valid when clock output is prohibited on LIN-UART3.
	SCK5		LIN-UART3 clock input/output: Valid when the clock output specification is permitted on LIN-UART3.
	WROX		External bus write strobe output: Valid when the WROX output is permitted at the external bus mode.
132	P56	I	General-purpose I/O port
	OUT0		Output compare output
	WR1X		External bus write strobe output: Valid when the WR1X output is permitted at the external bus mode.
133	P57	J	General-purpose I/O port
	OUT1		Output compare output
	RDY		External ready input: Valid when the external ready input specification is permitted.

(Continued)



# MB91220/S Series

Pin No.	Pin name	I/O circuit type*	Function
73 to 80	P60 to P67	E	General-purpose I/O ports: Valid when analog input specification is prohibited.
	AN0 to AN7		A/D converter analog inputs: Valid when the analog input is selected in the ADER register.
109	P70	I	General-purpose I/O port
	INT6		External interrupt input. Because this input is used as necessary while the pertinent external interrupt is enabled, the pot output need to be disabled except when it is used intentionally.
	RX0		RX0 input pin for CAN0
110	P71	I	General-purpose I/O port
	TX0		TX0 input pin for CAN0
111	P72	I	General-purpose I/O port
	INT7		External interrupt input. Because this input is used as necessary while the pertinent external interrupt is enabled, the pot output need to be disabled except when it is used intentionally.
	RX1		RX1 input pin for CAN1
112	P73	I	General-purpose I/O port
	TX1		TX1 output pin for CAN1
69 to 65	P80 to P84	E	General-purpose I/O port: Valid when analog input specification is prohibited.
	AN16 to AN20		A/D converter analog inputs: Valid when the analog input is selected in the ADER register.
64	P85	E	General-purpose I/O port: Valid when analog input specification is prohibited.
	AN21		A/D converter analog inputs: Valid when the analog input is selected in the ADER register.
	INT3		External interrupt input. Because this input is used as necessary while the pertinent external interrupt is enabled, the pot output need to be disabled except when it is used intentionally.
63	P86	E	General-purpose I/O port: Valid when analog input specification is prohibited.
	AN22		A/D converter analog inputs: Valid when the analog input is selected in the ADER register.
	INT4		External interrupt input. Because this input is used as necessary while the pertinent external interrupt is enabled, the pot output need to be disabled except when it is used intentionally.

(Continued)

# MB91220/S Series

Pin No.	Pin name	I/O circuit type*	Function
62	P87	E	General-purpose I/O port: Valid when analog input specification is prohibited.
	AN23		A/D converter analog inputs: Valid when the analog input is selected in the ADER register.
	INT5		External interrupt input. Because this input is used as necessary while the pertinent external interrupt is enabled, the pot output need to be disabled except when it is used intentionally.
61	P90	L	General-purpose I/O port
	DA0		D/A converter analog output
60	P91	L	General-purpose I/O port
	DA1		D/A converter analog output
59	P92	I	General-purpose I/O port
	SGA0		Sound generator 0 output
58	P93	I	General-purpose I/O port
	SGO0		Sound generator 0 output
57	P94	I	General-purpose I/O port
	SGA1		Sound generator 1 output
56	P95	I	General-purpose I/O port
	SGO1		Sound generator 1 output
55	P96	I	General-purpose I/O port
	SGA2		Sound generator 2 output
54	P97	I	General-purpose I/O port
	SGO2		Sound generator 2 output
91	PA0	H	General-purpose I/O port
	PWM1P3		Stepping motor controller PWM output pin
92	PA1	H	General-purpose I/O port
	PWM1M3		Stepping motor controller PWM output pin
93	PA2	H	General-purpose I/O port
	PWM2P3		Stepping motor controller PWM output pin
94	PA3	H	General-purpose I/O port
	PWM2M3		Stepping motor controller PWM output pin
40	PB0	I	General-purpose I/O port
	PPG8H		PPG timer 8 output: Valid when the output specification is permitted on PPG timer 8.
41	PB1	I	General-purpose I/O port
	PPG9H		PPG timer 9 output: Valid when the output specification is permitted on PPG timer 9.

(Continued)

# MB91220/S Series

Pin No.	Pin name	I/O circuit type*	Function
42	PB2	I	General-purpose I/O port
	PPG10H		PPG timer 10 output: Valid when the output specification is permitted on PPG timer 10.
43	PB3	I	General-purpose I/O port
	PPG11H		PPG timer 11 output: Valid when the output specification is permitted on PPG timer 11.
44	PB4	H	General-purpose I/O port
	PWM1P1		Stepping motor controller PWM output pin
45	PB5	H	General-purpose I/O port
	PWM1M1		Stepping motor controller PWM output pin
46	PB6	H	General-purpose I/O port
	PWM2P1		Stepping motor controller PWM output pin
47	PB7	H	General-purpose I/O port
	PWM2M1		Stepping motor controller PWM output pin
48	PC0	H	General-purpose I/O port
	PWM1P0		Stepping motor controller PWM output pin
49	PC1	H	General-purpose I/O port
	PWM1M0		Stepping motor controller PWM output pin
50	PC2	H	General-purpose I/O port
	PWM2P0		Stepping motor controller PWM output pin
51	PC3	H	General-purpose I/O port
	PWM2M0		Stepping motor controller PWM output pin
136	PD0	K	General-purpose I/O port
	TIN0		External event input pin for reload timer 0
	IN0		Trigger input for input capture 0: Valid when input capture trigger input is permitted and an input port is specified. If this pin is selected for input capture input, it is used as necessary for input. Therefore the port output needs to be disabled except when it is used intentionally.
	PWC0		PWC0 pulse width counter 0 input: Valid when the PWC0 pulse width counter 0 input is permitted.
	INT2		External interrupt input. Because those inputs are used as necessary while the pertinent external interrupt is enabled, the port outputs need to be disabled except when they are used intentionally.
	V0		LCD driver power supply input pin

(Continued)

# MB91220/S Series

Pin No.	Pin name	I/O circuit type*	Function
137	PD1	K	General-purpose I/O port
	TIN1		External event input pin for reload timer 1
	IN1		Trigger input for input capture 1: Valid when input capture trigger input is permitted and an input port is specified. If this pin is selected for input capture input, it is used as necessary for input. Therefore the port output needs to be disabled except when it is used intentionally.
	V1		LCD driver power supply input pin
138	PD2	K	General-purpose I/O port
	TIN2		External event input pin for reload timer 2
	IN2		Trigger input for input capture 2: Valid when input capture trigger input is permitted and an input port is specified. If this pin is selected for input capture input, it is used as necessary for input. Therefore the port output needs to be disabled except when it is used intentionally.
	V2		LCD driver power supply input pin
139	PD3	K	General-purpose I/O port
	IN3		Trigger input for input capture 3: Valid when input capture trigger input is permitted and an input port is specified. If this pin is selected for input capture input, it is used as necessary for input. Therefore the port output needs to be disabled except when it is used intentionally.
	V3		LCD driver power supply input pin Power supply pin for the embedded ladder resistor.
140	PD4	F	General-purpose I/O port
	COM0		COM0 output from LCDC
	PPG1H		PPG timer 1 output: Valid when the output specification is permitted on PPG timer 1.
141	PD5	F	General-purpose I/O port
	COM1		COM1 output from LCDC
	PPG3H		PPG timer 3 output: Valid when the output specification is permitted on PPG timer 3.
142	PD6	F	General-purpose I/O port
	COM2		COM2 output from LCDC
	PPG5H		PPG timer 5 output: Valid when the output specification is permitted on PPG timer 5.
143	PD7	F	General-purpose I/O port
	COM3		COM3 output from LCDC
	PPG7H		PPG timer 7 output: Valid when the output specification is permitted on PPG timer 7.
95	PE0	H	General-purpose I/O port
	PWM1P2		Stepping motor controller PWM output pin

(Continued)

(Continued)

Pin No.	Pin name	I/O circuit type*	Function
96	PE1	H	General-purpose I/O port
	PWM1M2		Stepping motor controller PWM output pin
97	PE2	H	General-purpose I/O port
	PWM2P2		Stepping motor controller PWM output pin
98	PE3	H	General-purpose I/O port
	PWM2M2		Stepping motor controller PWM output pin
99	PE4	N	General-purpose I/O port
	PPG12H		PPG timer 12 output: Valid when the output specification is permitted on PPG timer 12.
	SDA0		I <sup>2</sup> C0 serial data input/output pin
100	PE5	N	General-purpose I/O port
	PPG13H		PPG timer 13 output: Valid when the output specification is permitted on PPG timer 13.
	SCL0		I <sup>2</sup> C0 serial clock input/output pin
101	PE6	N	General-purpose I/O port
	PPG14H		PPG timer 14 output: Valid when the output specification is permitted on PPG timer 14.
	SDA1		I <sup>2</sup> C1 serial data input/output pin
102	PE7	N	General-purpose I/O port
	PPG15H		PPG timer 15 output: Valid when the output specification is permitted on PPG timer 15.
	SCL1		I <sup>2</sup> C1 serial clock input/output pin
81 to 88	PF0 to PF7	E	General-purpose I/O ports: Valid when analog input is prohibited.
	AN8 to AN15		A/D converter analog inputs: Valid when the analog input is selected in the ADER register.
37	PG0	I	General-purpose I/O port.
	PPG0H		PPG timer 0 output: Valid when the output specification is permitted on PPG timer 0.
113	PG1	I	General-purpose I/O port
	TOT0		External timer output for reload timer 0
	PPG2H		PPG timer 2 output: Valid when the output specification is permitted on PPG timer 2.
114	PG2	I	General-purpose I/O port
	TOT1		External timer output for reload timer 1
	PPG4H		PPG timer 4 output: Valid when the output specification is permitted on PPG timer 4.
115	PG3	I	General-purpose I/O port
	TOT2		External timer output for reload timer 2
	PPG6H		PPG timer 6 output: Valid when the output specification is permitted on PPG timer 6.




\* : For information about the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".

# MB91220/S Series

[Power supply and GND pins]




Pin No.	Pin name	Function
19, 127	VSS	GND pins. The potentials of these pins must be the same.
18, 126	VCC	Power supply pins. The potentials of these pins must be the same.
70	AVCC	Analog power supply pin for A/D converter
71	AVRH	Analog reference power supply pin for A/D converter
72	AVSS/AVRL	Analog GND or analog reference power supply pin for A/D converter
20	VCC3C	Capacitor coupling pin for internal regulator
38, 52, 89, 103	DVCC	Power supply pins for stepping motor controller
39, 53, 90, 104	DVSS	GND pins for stepping motor controller

## ■ I/O CIRCUIT TYPE

Group	Circuit Type	Remarks
A		<p>For high speed (source oscillation of main clock)</p> <ul style="list-style-type: none"> <li>• Oscillation circuit</li> <li>• Feedback resistance X0 : approx. 1 MΩ</li> </ul>
B		<p>For low speed (source oscillation of sub clock)</p> <ul style="list-style-type: none"> <li>• Oscillation circuit</li> <li>• Feedback resistance X0A : approx. 7 MΩ</li> </ul>
C		<ul style="list-style-type: none"> <li>• Hysteresis (CMOS level) input</li> <li>• Pull-up resistor supported Pull-up resistor value = approx. 50 kΩ</li> <li>• No standby control</li> </ul>




(Continued)

# MB91220/S Series

Group	Circuit Type	Remarks
D	 <p>Diagram for Group D: A 5N1 transistor array with five N-channel transistors. A diffused resistor (R) is connected to the gates of the second and fourth transistors. The gates of the first, third, and fifth transistors are connected to a common 'Control' line. The gates of the second and fourth transistors are also connected to a common 'Mode input' line. An inverter is connected to the 'Mode input' line.</p>	<ul style="list-style-type: none"> <li>Flash memory product</li> <li>Hysteresis input</li> <li>High-voltage control for Flash test supported</li> </ul>
E	 <p>Diagram for Group E: A CMOS output stage with a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). A resistor (R) is connected to the gates of both transistors. The gates are also connected to an AND gate. The outputs of the P-ch and N-ch transistors are labeled 'Digital output'. The output of the AND gate is labeled 'Hysteresis input (Automotive level)'. The inputs of the AND gate are labeled 'Standby control' and 'Analog input'.</p>	<ul style="list-style-type: none"> <li>CMOS output (4 mA)</li> <li>Hysteresis (Automotive level) input (Standby control supported)</li> <li>Analog input (Analog input is valid when the corresponding ADER bit is set to 1.)</li> </ul>
F	 <p>Diagram for Group F: A CMOS output stage with a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). Two resistors (R) are connected to the gates of both transistors. The gates are also connected to an AND gate. The outputs of the P-ch and N-ch transistors are labeled 'Digital output'. The output of the AND gate is labeled 'LCDC output'. The inputs of the AND gate are labeled 'Hysteresis input (Automotive level)' and 'Standby control'.</p>	<ul style="list-style-type: none"> <li>CMOS output (4 mA)</li> <li>LCDC output</li> <li>Hysteresis (Automotive level) input (Standby control provided)</li> </ul>



(Continued)



Group	Circuit Type	Remarks
G	 <p>             P-ch              Digital output              N-ch              Digital output              R              R              R              R              LCDC output              Hysteresis input (Automotive level)              Hysteresis input (TTL level)              Standby control         </p>	<ul style="list-style-type: none"> <li>• CMOS output (4 mA)</li> <li>• LCDC output</li> <li>• Hysteresis (Automotive level) input (Standby control supported)</li> <li>• Hysteresis (TTL level) input (Standby control supported)</li> </ul>
H	 <p>             P-ch              Digital output              N-ch              Digital output              R              Hysteresis input (Automotive level)              Standby control         </p>	<ul style="list-style-type: none"> <li>• CMOS output</li> <li>High current output for PWM (30 mA)</li> <li>• Hysteresis (Automotive level) input (Standby control supported)</li> </ul>
I	 <p>             P-ch              Digital output              N-ch              Digital output              R              Hysteresis input (Automotive level)              Standby control         </p>	<ul style="list-style-type: none"> <li>• CMOS output (4 mA)</li> <li>• Hysteresis (Automotive level) input (Standby control supported)</li> </ul>




(Continued)

# MB91220/S Series

Group	Circuit Type	Remarks
J	 <p>The diagram shows a CMOS output stage with a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The output node is connected to a square wave source. Two resistors, labeled 'R', are connected to the output node. One resistor is connected to the input of an AND gate labeled 'Hysteresis input (Automotive level)'. The other resistor is connected to the input of another AND gate labeled 'Hysteresis input (TTL level)'. A 'Standby control' input is also shown connected to the output node.</p>	<ul style="list-style-type: none"> <li>• CMOS output (4 mA)</li> <li>• Hysteresis (Automotive level) input (Standby control supported)</li> <li>• Hysteresis (TTL level) input (Standby control supported)</li> </ul>
K	 <p>The diagram shows a CMOS output stage with a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The output node is connected to a square wave source. A resistor labeled 'R' is connected to the output node. The output of the resistor is connected to the input of an AND gate labeled 'Hysteresis input (Automotive level)'. A 'Standby control' input is also shown connected to the output node.</p>	<p>Hysteresis (Automotive level) input (Standby control supported)</p>

(Continued)

(Continued)

Group	Circuit Type	Remarks
L		<ul style="list-style-type: none"> <li>• CMOS output (4 mA)</li> <li>• D/A converter output</li> <li>• Hysteresis (automotive level) input (Standby control supported)</li> </ul>
M		<ul style="list-style-type: none"> <li>• CMOS output (4 mA)</li> <li>• Hysteresis (automotive level) input (standby control supported)</li> <li>• Hysteresis (CMOS level) input (Standby control supported)</li> </ul>
N		<ul style="list-style-type: none"> <li>• CMOS output (3 mA)</li> <li>• Hysteresis (automotive level) input (Standby control supported)</li> <li>• Hysteresis (CMOS level) input (Standby control supported)</li> </ul>

# MB91220/S Series

## ■ HANDLING DEVICES

### • Preventing Latch-up

Latch-up may occur in a CMOS IC, if a voltage greater than  $V_{CC}$  or less than  $V_{SS}$  is applied to input and output pin, or if an above-rating voltage is applied between  $V_{CC}$  and  $V_{SS}$  pins. When latch-up occurs, it may significantly increase the power supply current, and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the maximum rating.

### • Treatment of Unused Input Pins

Do not leave unused input pins open, as this may cause a malfunction. Handle by performing a pull-up or pull-down with a resistance of 2 k $\Omega$  or more. An unused I/O pin should be set to the output status and left open. When set to the input status, it should be handled in the same way as an input pin.


### • Power supply pins

If there are multiple  $V_{CC}$  and  $V_{SS}$  pins, from the point of view of device design pins to be of the same potential are connected inside the device to prevent such malfunctioning as latch-up. However, you must connect all the pins to the external power supply and ground lines to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source to the  $V_{CC}$  and  $V_{SS}$  pins of this device via a low impedance.

Furthermore, it is also advisable to connect a ceramic bypass capacitor of approximately 0.1  $\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  near this device.

This device incorporates a regulator. When using the device with 5 V power supply, apply that power supply to the  $V_{CC}$  pin and always connect the  $V_{CC3C}$  pin to a capacitor with 1  $\mu\text{F}$  or more for the purpose of regulator.

### • Example of power supply connection



- Crystal oscillator circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the PC board such that X0/X1 pins, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to the ground are placed as near one another as possible. When routing the X0 and X1 signals, they should be shielded for use on the board. Caution must be taken especially when using a pin next to the X0.

It is strongly recommended that the PC board artwork be designed such that the X0, X1, X0A and X1A pins are surrounded by ground plane because stable operation can be expected with such a layout.

In addition, the X0A/X1A pins must be surrounded by ground plane even if the sub clock is disabled.

When using MB91F223S, connect the X0A pin to GND and leave the X1A pin open.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

- Mode pins (MD0 to MD2)

These pins should be connected directly to VCC or VSS pins. To prevent the device erroneously switching to test mode due to noise, design the PC board such that the distance between the mode pins and VCC or VSS pin is as short as possible and the connection impedance is low.

- Operation at start-up

Always use the INITX pin to perform a setting initialization reset (INIT) after power-on. Immediately after power-on, hold the low level input to the INITX pin for the stabilization wait time required for the oscillator circuit, to take the oscillation stabilization wait time for the oscillator circuit.

For INIT via the INITX pin, the oscillation stabilization wait time setting is initialized to the minimum value.

- Source oscillation input upon power-on

When power-on, always input the clock for the duration of the oscillation stabilization delay time.

- Treatment of power supply pins on A/D converter

Connect to ensure “ $AV_{CC} = AVRH = V_{CC}$  and  $AV_{SS} = V_{SS}$ ” even if the A/D converter is not in use.

- Power-on sequence for power supply analog input of A/D converter

Always supply power to the A/D converter ( $AV_{CC}$  and  $AVRH$ ) and apply analog input (AN0 to AN 23) after turning on the digital power supply ( $V_{CC}$ ). Also, turn off the power supply for the A/D converter and analog input before turning off the digital power supply ( $V_{CC}$ ). AVR should not exceed  $AV_{CC}$  when turning on and off. Even when using a pin shared with analog input as an input port, ensure that the input voltage does not exceed  $AV_{CC}$ .

- Handling power supply for high-current output buffer pin (DVCC, DVSS)

Always apply power to high-current output buffer pins (DVCC) after turning on the digital power supply ( $V_{CC}$ ). In addition, turn off the power supply for the high-current output buffer pins before turning off the digital power supply ( $V_{CC}$ ).

Apply the same power as for high-current output buffer pins even when using such pins as general-purpose ports (There is no problem in turning on or off the power supply for the high-current output buffer pins and the digital power supply at the same time).

Always use the GND pin (DVSS) for the high-current output buffer pin at the same potential as the digital GND pin (VSS).

# MB91220/S Series


- Switching from main clock mode to sub clock mode or stop mode

Always stop the main clock after switching the main clock mode to the sub clock mode or stop mode. Also secure the oscillation stabilization wait time when returning from the sub clock mode or stop mode to the main clock mode.

- Flash write

Note that Flash write is not possible in the sub mode.

## ■ BLOCK DIAGRAM



## ■ MEMORY SPACE

- Memory space

The FR family has 4 Gbytes logical address space ( $2^{32}$  addresses) linearly accessible to the CPU space.

- Direct addressing area

The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during on instruction.

The direct area varies depending on the size of data to be accessed as follows.

→ Byte data access : 000<sub>H</sub> to 0FF<sub>H</sub>

→ Halfword data access : 000<sub>H</sub> to 1FF<sub>H</sub>

→ Word data access : 000<sub>H</sub> to 3FF<sub>H</sub>



## ■ MEMORY MAP

### MB91V220

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000H .....	I/O	I/O	I/O	Direct addressing area
0000 0400H .....	I/O	I/O	I/O	
0001 0000H .....	Access prohibited	Access prohibited	Access prohibited	Refer to "■ I/O MAP".
0002 0000H .....	I/O (C-CAN)	I/O (C-CAN)	I/O (C-CAN)	
0002 01B4H .....	Access prohibited	Access prohibited	Access prohibited	
0003 0000H .....	Internal RAM 64 KB	Internal RAM 64 KB	Internal RAM 64 KB	
0004 0000H .....			Access prohibited	
0005 0000H .....	Access prohibited	Access prohibited		
0008 0000H .....	Emulation SRAM area	Emulation SRAM area	External area	
0010 0000H .....	Access prohibited	External area		
FFFF FFFFH .....				

# MB91220/S Series

## MB91F223/S

	Single chip mode	Internal ROM external bus mode	External ROM external bus mode	
0000 0000H	I/O	I/O	I/O	Direct addressing area
0000 0400H	I/O	I/O	I/O	
0001 0000H	Access prohibited	Access prohibited	Access prohibited	Refer to "■ I/O MAP".
0002 0000H	I/O (C-CAN)	I/O (C-CAN)	I/O (C-CAN)	
0002 01B4H	Access prohibited	Access prohibited	Access prohibited	
0003 C000H	Internal RAM 16 KB	Internal RAM 16 KB	Internal RAM 16 KB	
0004 0000H	Access prohibited	Access prohibited	Access prohibited	
0005 0000H	Access prohibited	Access prohibited	External area	
0008 0000H	Flash memory area 512 Kbytes	Flash memory area 512 Kbytes		
0010 0000H	Access prohibited	External area		
FFFF FFFFH				

Note : Each mode is set depending on the mode vector fetch after INITX is negated. For mode settings, refer to "■ MODE SETTINGS".

## ■ MODE SETTINGS

The FR family, sets the operation mode using mode pins (MD2 to MD0) and mode data.

### • Mode pins

The mode pins (MD2 to MD0) specify how the mode vector fetch and reset vector fetch is performed.

Other settings than these in the table are prohibited.

Mode pin			Mode name	Reset vector access area
MD2	MD1	MD0		
0	0	0	Internal ROM mode vector	Internal


### • Mode data

Data written to the internal mode register (MODR) by mode vector fetch is called mode data.

After an operating mode has been set in the mode register the device operates in that operating mode.

The mode data is set by all reset sources. User programs cannot set data to the mode register.

Details of mode data



Bit 31 to bit 27 are reserved.

Always set the value to “00000<sub>B</sub>”. Otherwise, the operation is not guaranteed.

### [bit26] ROMA (Internal ROM enabling bit)

This bit specifies whether to enable internal ROM area.

ROMA	Function	Remarks
0	External ROM mode	Internal F-bus RAM is enabled, and the internal ROM area (80000H to 100000H) becomes an external area.
1	Internal ROM mode	Internal ROM area is enabled.

### [bit25, bit24] WTH1, WTH0 (bus width setting bits)


Specify the bus width for the external bus mode.

In the external bus mode, this value is set to DBW1 and DBW0 bits in ACR0 (CS0 area).

WTH1	WTH0	Function
0	0	8-bit bus width
0	1	16-bit bus width
1	0	—
1	1	Single chip mode

# MB91220/S Series

Note : Mode data set in the mode vector must be placed as byte data at 000FFF8H.  
Place the data in the most significant byte from bit 31 to bit 24 as the FR family uses the big endian system for byte endian.



## ■ I/O MAP

The following table shows the correspondence between the memory space area and each register of the peripheral resource.

[How to read the map]

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000 <sub>H</sub>	PDR0 [R/W] B ↑XXXXXXXX↑	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	T-unit Port data register

Read/Write attribute, Access unit  
(B : byte, H : halfword, W : word)

Initial value after reset

Register name (First-column register at address 4n; second-column register at 4n + 1, etc.)

Location of left-most register (When using word access, the register in column 1 is in the MSB side of the data.)

Note :

Initial values of register bits are represented as follows :

“ 1 ” : Initial value “1”

“ 0 ” : Initial value “0”

“ X ” : Initial value “undefined”

“ - ” : No physical register present at this location

Access by any undescribed data access attribute is prohibited.

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
00000000 <sub>H</sub>	PDR0[R/W] B,H XXXXXXXX	PDR1[R/W] B,H XXXXXXXX	PDR2[R/W] B,H XXXXXXXX	PDR3[R/W] B,H XXXXXXXX	Port Data Register
00000004 <sub>H</sub>	PDR4[R/W] B,H XXXXXXXX	PDR5[R/W] B,H XXXXXXXX	PDR6[R/W] B,H XXXXXXXX	PDR7[R/W] B,H ----XXXX	
00000008 <sub>H</sub>	PDR8[R/W] B,H XXXXXXXX	PDR9[R/W] B,H XXXXXXXX	PDRA[R/W] B,H ----XXXX	PDRB[R/W] B,H XXXXXXXX	
0000000C <sub>H</sub>	PDRC[R/W] B,H ----XXXX	PDRD[R/W] B,H 0000XXXX	PDRE[R/W] B,H XXXXXXXX	PDRF[R/W] B,H XXXXXXXX	
00000010 <sub>H</sub>	PDRG[R/W] B,H ----XXXX	-	-	-	
00000014 <sub>H</sub> to 0000003C <sub>H</sub>	-				Reserved
00000040 <sub>H</sub>	EIRR0 [R/W] B,H,W XXXXXXXX	ENIR0 [R/W] B,H,W 00000000	ELVR0 [R/W] B,H,W 00000000 00000000		External Interrupt
00000044 <sub>H</sub>	DICR [R/W] B,H,W -----0	HRCL[R/W] B 0--11111	-		Delayed Interrupt
00000048 <sub>H</sub>	TMRLR0[W] H,W XXXXXXXX XXXXXXXX		TMR0[R] H,W XXXXXXXX XXXXXXXX		Reload Timer 0
0000004C <sub>H</sub>	-	Reserved	TMCSR0[R/W] B,H,W ----0000 00000000		
00000050 <sub>H</sub>	TMRLR1[W] H,W XXXXXXXX XXXXXXXX		TMR1[R] H,W XXXXXXXX XXXXXXXX		Reload Timer 1
00000054 <sub>H</sub>	-		TMCSR1[R/W] B,H,W ----0000 00000000		
00000058 <sub>H</sub>	TMRLR2[W] H,W XXXXXXXX XXXXXXXX		TMR2[R] H,W XXXXXXXX XXXXXXXX		Reload Timer 2
0000005C <sub>H</sub>	-		TMCSR2[R/W] B,H,W ----0000 00000000		
00000060 <sub>H</sub> to 00000064 <sub>H</sub>	-				Reserved
00000068 <sub>H</sub>	DACR1[R/W] B, H, W -----0	DACR0[R/W] B, H, W -----0	DADR1[R/W] B, H, W XXXXXXXX	DADR0[R/W] B, H, W XXXXXXXX	DAC
0000006C <sub>H</sub> to 0000007C <sub>H</sub>	-				Reserved

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
00000080 <sub>H</sub>	-	SGDBL0[R/W] B,H,W -----0	SGCR0[R/W] B,H,W 0-----00 000--000		Sound Generator 0
00000084 <sub>H</sub>	SGAR0[R/W] B,H,W 00000000	SGFR0[R/W] B,H,W XXXXXXXXXX	SGTR0[R/W] B,H,W XXXXXXXXXX	SGDR0[R/W] B,H,W XXXXXXXXXX	
00000088 <sub>H</sub>	-	SGDBL1[R/W] B,H,W -----0	SGCR1[R/W] B,H,W 0-----00 000--000		Sound Generator 1
0000008C <sub>H</sub>	SGAR1[R/W] B,H,W 00000000	SGFR1[R/W] B,H,W XXXXXXXXXX	SGTR1[R/W] B,H,W XXXXXXXXXX	SGDR1[R/W] B,H,W XXXXXXXXXX	
00000090 <sub>H</sub>	-	SGDBL2[R/W] B,H,W -----0	SGCR2[R/W, R] B,H,W 0-----00 000--000		Sound Generator 2
00000094 <sub>H</sub>	SGAR2[R/W] B,H,W 00000000	SGFR2[R/W] B,H,W XXXXXXXXXX	SGTR2[R/W] B,H,W XXXXXXXXXX	SGDR2[R/W] B,H,W XXXXXXXXXX	
00000098 <sub>H</sub>	LCDCMR[R/W] B,H,W ----0000	-	LCR0 [R/W] B,H,W 00010000	LCR1 [R/W] B,H,W 00000000	LCD Controller Driver
0000009C <sub>H</sub>	VRAM0 [R/W] B,H,W XXXXXXXXXX	VRAM1[R/W] B,H,W XXXXXXXXXX	VRAM2 [R/W] B,H,W XXXXXXXXXX	VRAM3 [R/W] B,H,W XXXXXXXXXX	
000000A0 <sub>H</sub>	VRAM4 [R/W] B,H,W XXXXXXXXXX	VRAM5 [R/W] B,H,W XXXXXXXXXX	VRAM6 [R/W] B,H,W XXXXXXXXXX	VRAM7 [R/W] B,H,W XXXXXXXXXX	
000000A4 <sub>H</sub>	VRAM8 [R/W] B,H,W XXXXXXXXXX	VRAM9 [R/W] B,H,W XXXXXXXXXX	VRAM10[R/W] B,H,W XXXXXXXXXX	VRAM11[R/W] B,H,W XXXXXXXXXX	
000000A8 <sub>H</sub>	VRAM12[R/W] B,H,W XXXXXXXXXX	VRAM13[R/W] B,H,W XXXXXXXXXX	VRAM14[R/W] B,H,W XXXXXXXXXX	VRAM15[R/W] B,H,W XXXXXXXXXX	
000000AC <sub>H</sub>	-				
000000B0 <sub>H</sub>	SCR3 [R/W] B,H,W 00000000	SMR3 [R/W] B,H,W 00000000	SSR3 [R/W] B,H,W 00001000	RDR3 [R/W] B,H,W 00000000	LIN-UART1
000000B4 <sub>H</sub>	ESCR3[R/W] B,H,W 00000X00	ECCR3[R/W] B,H,W 000000XX	BGR13[R/W] B,H,W XXXXXXXXXX	BGR03[R/W] B,H,W XXXXXXXXXX	
000000B8 <sub>H</sub>	SCR4 [R/W] B,H,W 00000000	SMR4 [R/W] B,H,W 00000000	SSR4 [R/W] B,H,W 00001000	RDR4 [R/W] B,H,W 00000000	LIN-UART2
000000BC <sub>H</sub>	ESCR4[R/W] B,H,W 00000X00	ECCR4[R/W] B,H,W 000000XX	BGR14[R/W] B,H,W XXXXXXXXXX	BGR04[R/W] B,H,W XXXXXXXXXX	

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
000000C0 <sub>H</sub>	SCR5 [R/W] B,H,W 00000000	SMR5 [R/W] B,H,W 00000000	SSR5 [R/W] B,H,W 00001000	RDR5 [R/W] B,H,W 00000000	LIN-UART3
000000C4 <sub>H</sub>	ESCR5[R/W] B,H,W 00000X00	ECCR5[R/W] B,H,W 000000XX	BGR15[R/W] B,H,W XXXXXXXXXX	BGR05 [R/W] B,H,W XXXXXXXXXX	
000000C8 <sub>H</sub>	SCR0 [R/W] B,H,W 00000000	SMR0 [R/W] B,H,W 00000000	SSR0 [R/W, R] B,H,W 00001000	RDR0 [R/W] B,H,W 00000000	LIN-UART0
000000CC <sub>H</sub>	ESCR0[R/W] B,H,W 00000X00	ECCR0[R/W] B,H,W 000000XX	BGR10[R/W] B,H,W XXXXXXXXXX	BGR00[R/W] B,H,W XXXXXXXXXX	
000000D0 <sub>H</sub>	-				Reserved
000000D4 <sub>H</sub>	TCDT0 [R/W] H,W 00000000 00000000		-	TCCS0 [R/W] B,H,W 00000000	16-bit Free-Run Timer 0
000000D8 <sub>H</sub>	TCDT1 [R/W] H,W 00000000 00000000		-	TCCS1 [R/W] B,H,W 00000000	16-bit Free-Run Timer 1
000000DC <sub>H</sub> to 000000E0 <sub>H</sub>	-				Reserved
000000E4 <sub>H</sub>	IPCP1 [R] H,W XXXXXXXXXX XXXXXXXXXX		IPCP0 [R] H,W XXXXXXXXXX XXXXXXXXXX		16-bit ICU 0, 1
000000E8 <sub>H</sub>	-	-	-	ICS01 [R/W] B,H,W 00000000	
000000EC <sub>H</sub>	IPCP3 [R] H,W XXXXXXXXXX XXXXXXXXXX		IPCP2 [R] H,W XXXXXXXXXX XXXXXXXXXX		16-bit ICU 2, 3
000000F0 <sub>H</sub>	-	-	-	ICS23 [R/W] B,H,W 00000000	
000000F4 <sub>H</sub> to 00000104 <sub>H</sub>	-				Reserved
00000108 <sub>H</sub>	OCCP1 [R/W] H,W XXXXXXXXXX XXXXXXXXXX		OCCP0 [R/W] H,W XXXXXXXXXX XXXXXXXXXX		16-bit OCU 0, 1
0000010C <sub>H</sub>	-	-	-	-	
00000110 <sub>H</sub>	-		OCS01 [R/W] B,H,W 11101100 00001100		
00000114 <sub>H</sub> to 0000012C <sub>H</sub>	-				Reserved

(Continued)



# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
00000130 <sub>H</sub>	PWCSR0[R/W] B,H,W 0000000X 00000000		PWCR0[R] H,W 00000000 00000000		PWC
00000134 <sub>H</sub>	-				
00000138 <sub>H</sub>	-	PDIVR0[R/W] B,H,W ----000	-	-	
0000013C <sub>H</sub> to 00000140 <sub>H</sub>	-				Reserved
00000144 <sub>H</sub>	-	WTDBL [R/W] B -----0	WTCR [R/W] B,H 00000000 000-00-0		Real Time Clock
00000148 <sub>H</sub>	-	WTBR [R/W] B ---XXXXX XXXXXXXXX XXXXXXXXX			
0000014C <sub>H</sub>	WTHR [R/W] B,H ---XXXXX	WTMR [R/W] B,H --XXXXXX	WTSR [R/W] B --XXXXXX	-	
00000150 <sub>H</sub>	ADERH[R/W] B,H,W 11111111 11111111		ADERL[R/W] B,H,W 11111111 11111111		ADC
00000154 <sub>H</sub>	ADCS1[R/W] B,H,W 00000000	ADCS0[R/W] B,H,W 00000000	ADCR1[R] B,H,W -----XX	ADCR0[R] B,H,W XXXXXXXXXX	
00000158 <sub>H</sub>	ADCT1[R/W] B,H,W 00010000	ADCT0[R/W] B,H,W 00101100	ADSCH[R/W] B,H,W ---00000	ADECH[R/W] B,H,W ---00000	
0000015C <sub>H</sub>	CUCR[R/W] B,H,W ----- --0--00		CUTD[R/W] B,H,W 10000000 00000000		Clock Calibrator
00000160 <sub>H</sub>	CUTR1[R] B,H,W ----- 00000000		CUTR2[R] B,H,W 00000000 00000000		
00000164 <sub>H</sub>	PWC20[R/W] H,W -----XX XXXXXXXXX		PWC10[R/W] H,W -----XX XXXXXXXXX		SMC0
00000168 <sub>H</sub>	-	PWC0[R/W] B -0000--0	PWS20[R/W] B,H,W -0000000	PWS10[R/W] B,H,W --000000	
0000016C <sub>H</sub>	PWC21[R/W] H,W -----XX XXXXXXXXX		PWC11[R/W] H,W -----XX XXXXXXXXX		
00000170 <sub>H</sub>	-	PWC1[R/W] B -0000--0	PWS21[R/W] B,H,W -0000000	PWS11[R/W] B,H,W --000000	SMC1
00000174 <sub>H</sub>	PWC22[R/W] H,W -----XX XXXXXXXXX		PWC12[R/W] H,W -----XX XXXXXXXXX		SMC2
00000178 <sub>H</sub>	-	PWC2[R/W] B -0000--0	PWS22[R/W] B,H,W -0000000	PWS12[R/W] B,H,W --000000	

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
0000017C <sub>H</sub>	PWC23[R/W] H,W -----XX XXXXXXXX		PWC13[R/W] H,W -----XX XXXXXXXX		SMC3
00000180 <sub>H</sub>	-	PWC3[R/W] B -0000--0	PWS23[R/W] B,H,W -0000000	PWS13[R/W] B,H,W --000000	
00000184 <sub>H</sub> to 000001A4 <sub>H</sub>	-				Reserved
000001A8 <sub>H</sub>	CANPRE[R/W] B,H,W 00000000	Reserved	-	-	CAN Prescaler
000001AC <sub>H</sub>	-				Reserved
000001B0 <sub>H</sub>	-	TRG0[R/W] B,H,W 00000000	-	REVC0[R/W] B,H,W 00000000	PPG0
000001B4 <sub>H</sub>	PRLH0[R/W]B,H,W XXXXXXXXXX	PRLL0[R/W]B,H,W XXXXXXXXXX	PRLH1[R/W]B,H,W XXXXXXXXXX	PRLL1[R/W]B,H,W XXXXXXXXXX	
000001B8 <sub>H</sub>	PRLH2[R/W]B,H,W XXXXXXXXXX	PRLL2[R/W]B,H,W XXXXXXXXXX	PRLH3[R/W]B,H,W XXXXXXXXXX	PRLL3[R/W]B,H,W XXXXXXXXXX	
000001BC <sub>H</sub>	PPGC0[R/W] B,H,W 0000000X	PPGC1[R/W] B,H,W 0000000X	PPGC2[R/W] B,H,W 0000000X	PPGC3[R/W] B,H,W 0000000X	
000001C0 <sub>H</sub>	PRLH4[R/W]B,H,W XXXXXXXXXX	PRLL4[R/W]B,H,W XXXXXXXXXX	PRLH5[R/W]B,H,W XXXXXXXXXX	PRLL5[R/W]B,H,W XXXXXXXXXX	
000001C4 <sub>H</sub>	PRLH6[R/W]B,H,W XXXXXXXXXX	PRLL6[R/W]B,H,W XXXXXXXXXX	PRLH7[R/W]B,H,W XXXXXXXXXX	PRLL7[R/W]B,H,W XXXXXXXXXX	
000001C8 <sub>H</sub>	PPGC4[R/W] B,H,W 0000000X	PPGC5[R/W] B,H,W 0000000X	PPGC6[R/W] B,H,W 0000000X	PPGC7[R/W] B,H,W 0000000X	
000001CC <sub>H</sub>	-	-	-	-	
000001D0 <sub>H</sub>	TRG1[R/W] B,H,W 00000000	-	REVC1[R/W] B,H,W 00000000	-	PPG1
000001D4 <sub>H</sub>	PRLH8[R/W]B,H,W XXXXXXXXXX	PRLL8[R/W]B,H,W XXXXXXXXXX	PRLH9[R/W]B,H,W XXXXXXXXXX	PRLL9[R/W]B,H,W XXXXXXXXXX	
000001D8 <sub>H</sub>	PRLHA[R/W]B,H,W XXXXXXXXXX	PRLLA[R/W]B,H,W XXXXXXXXXX	PRLHB[R/W]B,H,W XXXXXXXXXX	PRLLB[R/W]B,H,W XXXXXXXXXX	
000001DC <sub>H</sub>	PPGC8[R/W] B,H,W 0000000X	PPGC9[R/W] B,H,W 0000000X	PPGCA[R/W] B,H,W 0000000X	PPGCB[R/W] B,H,W 0000000X	
000001E0 <sub>H</sub>	PRLHC[R/W] B,H,W XXXXXXXXXX	PRLLC[R/W]B,H,W XXXXXXXXXX	PRLHD[R/W] B,H,W XXXXXXXXXX	PRLLD[R/W]B,H,W XXXXXXXXXX	

(Continued)

# MB91220/S Series

Address	Register				Block	
	+0	+1	+2	+3		
000001E4 <sub>H</sub>	PRLHE[R/W]B,H,W XXXXXXXX	PRLLE[R/W]B,H,W XXXXXXXX	PRLHF[R/W]B,H,W XXXXXXXX	PRLLF[R/W]B,H,W XXXXXXXX	PPG1	
000001E8 <sub>H</sub>	PPGCC[R/W] B,H,W 0000000X	PPGCD[R/W] B,H,W 0000000X	PPGE[R/W]B,H,W 0000000X	PPGCF[R/W] B,H,W 0000000X		
000001EC <sub>H</sub>	-	-	-	-		
000001F0 <sub>H</sub> to 000001FC <sub>H</sub>	-				Reserved	
00000200 <sub>H</sub>	DMACA0[R/W] B,H,W 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC	
00000204 <sub>H</sub>	DMACB0[R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX					
00000208 <sub>H</sub>	DMACA1[R/W] B,H,W 00000000 0000XXXX XXXXXXXX XXXXXXXX					
0000020C <sub>H</sub>	DMACB1[R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX					
00000210 <sub>H</sub>	DMACA2[R/W] B,H,W 00000000 0000XXXX XXXXXXXX XXXXXXXX					
00000214 <sub>H</sub>	DMACB2[R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX					
00000218 <sub>H</sub>	DMACA3[R/W] B,H,W 00000000 0000XXXX XXXXXXXX XXXXXXXX					
0000021C <sub>H</sub>	DMACB3[R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX					
00000220 <sub>H</sub>	DMACA4[R/W] B,H,W 00000000 0000XXXX XXXXXXXX XXXXXXXX					
00000224 <sub>H</sub>	DMACB4[R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX					
00000228 <sub>H</sub> to 0000023C <sub>H</sub>	Reserved					
00000240 <sub>H</sub>	DMACR[R/W] B 0XX00000 XXXXXXXX XXXXXXXX XXXXXXXX					
00000244 <sub>H</sub> to 000003EC <sub>H</sub>	-					Reserved

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
000003F0 <sub>H</sub>	BSD0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit Search
000003F4 <sub>H</sub>	BSD1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000003F8 <sub>H</sub>	BSDC [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000003FC <sub>H</sub>	BSRR [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00000400 <sub>H</sub>	DDR0[R/W] B,H,W 00000000	DDR1[R/W] B,H,W 00000000	DDR2[R/W] B,H,W 00000000	DDR3[R/W] B,H,W 00000000	Data Direction Register
00000404 <sub>H</sub>	DDR4[R/W] B,H,W 00000000	DDR5[R/W] B,H,W 00000000	DDR6[R/W] B,H,W 00000000	DDR7[R/W] B,H,W ----0000	
00000408 <sub>H</sub>	DDR8[R/W] B,H,W 00000000	DDR9[R/W] B,H,W 00000000	DDRA[R/W] B,H,W ----0000	DDRB[R/W] B,H,W 00000000	
0000040C <sub>H</sub>	DDRC[R/W] B,H,W ----0000	DDRD[R/W] B,H,W 1111----	DDRE[R/W] B,H,W 00000000	DDRF[R/W] B,H,W 00000000	
00000410 <sub>H</sub>	DDRG[R/W] B,H,W ----0000	-	-	-	
00000414 <sub>H</sub> to 0000041C <sub>H</sub>	-				Reserved
00000420 <sub>H</sub>	PFR0[R/W] B,H,W 00000000	PFR1[R/W] B,H,W 00000000	PFR2[R/W] B,H,W 00000000	PFR3[R/W] B,H,W 00000000	Port Function Register
00000424 <sub>H</sub>	PFR4[R/W] B,H,W 00000000	PFR5[R/W] B,H,W 00000000	Reserved	PFR7[R/W] B,H,W ----0000	
00000428 <sub>H</sub>	PFR8[R/W] B,H,W 00000000	PFR9[R/W] B,H,W 00000000	PFRA[R/W] B,H,W ----0000	PFRB[R/W] B,H,W 00000000	
0000042C <sub>H</sub>	PFRC[R/W] B,H,W ----0000	PFRD[R/W] B,H,W 00000000	PFRE[R/W] B,H,W 00000000	PFRF[R/W] B,H,W 00000000	
00000430 <sub>H</sub>	PFRG[R/W] B,H,W ----0000	-	-	-	
00000434 <sub>H</sub> to 0000043C <sub>H</sub>	-				Reserved
00000440 <sub>H</sub>	ICR00[R/W] B,H,W ---1111	ICR01[R/W] B,H,W ---1111	ICR02[R/W] B,H,W ---1111	ICR03[R/W] B,H,W ---1111	Interrupt Control Unit
00000444 <sub>H</sub>	ICR04[R/W] B,H,W ---1111	ICR05[R/W] B,H,W ---1111	ICR06[R/W] B,H,W ---1111	ICR07[R/W] B,H,W ---1111	
00000448 <sub>H</sub>	ICR08[R/W] B,H,W ---1111	ICR09[R/W] B,H,W ---1111	ICR10[R/W] B,H,W ---1111	ICR11[R/W] B,H,W ---1111	
0000044C <sub>H</sub>	ICR12[R/W] B,H,W ---1111	ICR13[R/W] B,H,W ---1111	ICR14[R/W] B,H,W ---1111	ICR15[R/W] B,H,W ---1111	

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
00000450 <sub>H</sub>	ICR16[R/W] B,H,W ---11111	ICR17[R/W] B,H,W ---11111	ICR18[R/W] B,H,W ---11111	ICR19[R/W] B,H,W ---11111	Interrupt Control Unit
00000454 <sub>H</sub>	ICR20[R/W] B,H,W ---11111	ICR21[R/W] B,H,W ---11111	ICR22[R/W] B,H,W ---11111	ICR23[R/W] B,H,W ---11111	
00000458 <sub>H</sub>	ICR24[R/W] B,H,W ---11111	ICR25[R/W] B,H,W ---11111	ICR26[R/W] B,H,W ---11111	ICR27[R/W] B,H,W ---11111	
0000045C <sub>H</sub>	ICR28[R/W] B,H,W ---11111	ICR29[R/W] B,H,W ---11111	ICR30[R/W] B,H,W ---11111	ICR31[R/W] B,H,W ---11111	
00000460 <sub>H</sub>	ICR32[R/W] B,H,W ---11111	ICR33[R/W] B,H,W ---11111	ICR34[R/W] B,H,W ---11111	ICR35[R/W] B,H,W ---11111	
00000464 <sub>H</sub>	ICR36[R/W] B,H,W ---11111	ICR37[R/W] B,H,W ---11111	ICR38[R/W] B,H,W ---11111	ICR39[R/W] B,H,W ---11111	
00000468 <sub>H</sub>	ICR40[R/W] B,H,W ---11111	ICR41[R/W] B,H,W ---11111	ICR42[R/W] B,H,W ---11111	ICR43[R/W] B,H,W ---11111	
0000046C <sub>H</sub>	ICR44[R/W] B,H,W ---11111	ICR45[R/W] B,H,W ---11111	ICR46[R/W] B,H,W ---11111	ICR47[R/W] B,H,W ---11111	
00000470 <sub>H</sub> to 0000047C <sub>H</sub>	-				Reserved
00000480 <sub>H</sub>	RSRR [R/W] B,H,W 10000000	STCR [R/W] B,H,W 00110011	TBCR [R/W] B,H,W 00XXXX11	CTBR [W] B,H,W XXXXXXXXXX	Clock Control Unit
00000484 <sub>H</sub>	CLKR [W] B,H,W 00000000	WPR [R/W] B,H,W XXXXXXXXXX	DIVR0 [R/W] B,H,W 00000011	DIVR1 [R/W] B,H,W 00000000	
00000488 <sub>H</sub>	-	-	OSCCR [R/W] B X000XXX0	-	Clock Control Unit
0000048C <sub>H</sub>	Reserved				
00000490 <sub>H</sub>	OSCR [R/W] B 000--001	Reserved			
00000494 <sub>H</sub> to 000004AC <sub>H</sub>	-				Reserved

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
000004B0 <sub>H</sub>	-	TRG2[R/W] B,H,W 00000000	-	REVC2[R/W] B,H,W 00000000	PPG2
000004B4 <sub>H</sub>	PRLHG[R/W] B,H,W 00000000	PRLLG[R/W]B,H,W XXXXXXXXXX	PRLHH[R/W] B,H,W XXXXXXXXXX	PRL LH[R/W]B,H,W XXXXXXXXXX	
000004B8 <sub>H</sub>	PRLHI[R/W]B,H,W 00000000	PRLLI[R/W]B,H,W XXXXXXXXXX	PRLHJ[R/W]B,H,W XXXXXXXXXX	PRL LJ[R/W]B,H,W XXXXXXXXXX	
000004BC <sub>H</sub>	PPGCG[R/W] B,H,W 0000000X	PPGCH[R/W] B,H,W 0000000X	PPGCI[R/W]B,H,W 0000000X	PPGCJ[R/W]B,H,W 0000000X	
000004C0 <sub>H</sub>	PRLHK[R/W]B,H,W 00000000	PRLLK[R/W]B,H,W XXXXXXXXXX	PRLHL[R/W]B,H,W XXXXXXXXXX	PRL LL[R/W]B,H,W XXXXXXXXXX	
000004C4 <sub>H</sub>	PRLHM[R/W] B,H,W 00000000	PRLLM[R/W]B,H,W XXXXXXXXXX	PRLHN[R/W] B,H,W XXXXXXXXXX	PRL LN[R/W]B,H,W XXXXXXXXXX	
000004C8 <sub>H</sub>	PPGCK[R/W] B,H,W 0000000X	PPGCL[R/W] B,H,W 0000000X	PPGCM[R/W] B,H,W 0000000X	PPGCN[R/W] B,H,W 0000000X	
000004CC <sub>H</sub>	-				
000004D0 <sub>H</sub>	TRG3[R/W] B,H,W 00000000	-	REVC3[R/W] B,H,W 00000000	-	PPG3
000004D4 <sub>H</sub>	PRLHO[R/W] B,H,W 00000000	PRLLO[R/W]B,H,W XXXXXXXXXX	PRLHP[R/W]B,H,W XXXXXXXXXX	PRL LP[R/W]B,H,W XXXXXXXXXX	
000004D8 <sub>H</sub>	PRLHQ[R/W] B,H,W 00000000	PRL LQ[R/W]B,H,W XXXXXXXXXX	PRLHR[R/W] B,H,W XXXXXXXXXX	PRL LR[R/W]B,H,W XXXXXXXXXX	
000004DC <sub>H</sub>	PPGCO[R/W] B,H,W 0000000X	PPGCP[R/W] B,H,W 0000000X	PPGCQ[R/W] B,H,W 0000000X	PPGCR[R/W] B,H,W 0000000X	
000004E0 <sub>H</sub>	PRLHS[R/W]B,H,W 00000000	PRL LS[R/W]B,H,W XXXXXXXXXX	PRLHT[R/W]B,H,W XXXXXXXXXX	PRL LT[R/W]B,H,W XXXXXXXXXX	
000004E4 <sub>H</sub>	PRLHU[R/W] B,H,W 00000000	PRL LU[R/W]B,H,W XXXXXXXXXX	PRLHV[R/W]B,H,W XXXXXXXXXX	PRL LV[R/W]B,H,W XXXXXXXXXX	
000004E8 <sub>H</sub>	PPGCS[R/W] B,H,W 0000000X	PPGCT[R/W] B,H,W 0000000X	PPGCU[R/W] B,H,W 0000000X	PPGCV[R/W] B,H,W 0000000X	
000004EC <sub>H</sub>	-				

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
000004F0 <sub>H</sub> to 000004F8 <sub>H</sub>	-				Reserved
000004FC <sub>H</sub>	PSCR[W] B XXXXXXXX	-	-	-	Port Input Level Select Register
00000500 <sub>H</sub> to 0000053C <sub>H</sub>	-				Reserved
00000540 <sub>H</sub>	PILR0[R/W] B 00000000	PILR1[R/W] B 00000000	Reserved	Reserved	Port Input Level Select Register
00000544 <sub>H</sub>	PILR4[R/W] B 00000000	PILR5[R/W] B 00000000	Reserved	-	
00000548 <sub>H</sub>	-				
0000054C <sub>H</sub>	-	-	PILRE[R/W] B 00000000	Reserved	
00000550 <sub>H</sub>	-				Reserved
00000554 <sub>H</sub> to 0000055C <sub>H</sub>	-				
00000560 <sub>H</sub>	IBCR0[R/W] B,H,W 00000000	IBSR0[R] B,H,W 00000000	ITBAH0[R/W] B,H,W -----00	ITBAL0[R/W] B,H,W 00000000	I <sup>2</sup> C0
00000564 <sub>H</sub>	ITMKH0[R/W] B,H,W 00----11	ITMKL0[R/W] B,H,W 11111111	ISMK0[R/W] B,H,W 01111111	ISBA0[R/W] B,H,W -0000000	
00000568 <sub>H</sub>	-	IDAR0[R/W] B,H,W 00000000	ICCR0[R/W] B,H,W -0011111	IDBL0[R/W] B,H,W -----0	
0000056C <sub>H</sub>	IBCR1[R/W] B,H,W 00000000	IBSR1[R] B,H,W 00000000	ITBAH1[R/W] B,H,W -----00	ITBAL1[R/W] B,H,W 00000000	I <sup>2</sup> C1
00000570 <sub>H</sub>	ITMKH1[R/W] B,H,W 00----11	ITMKL1[R/W] B,H,W 11111111	ISMK1[R/W] B,H,W 01111111	ISBA1[R/W] B,H,W -0000000	
00000574 <sub>H</sub>	-	IDAR1[R/W] B,H,W 00000000	ICCR1[R/W] B,H,W -0011111	IDBL1[R/W] B,H,W -----0	
00000578 <sub>H</sub>	-				Reserved
0000057C <sub>H</sub>	Reserved	LVRC[R/W] B,H,W 00011000	Reserved	Reserved	Detection of CPU operation
00000580 <sub>H</sub> to 000005FC <sub>H</sub>	-				Reserved

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
0000600 <sub>H</sub>	Reserved	Reserved	EPFR2[R/W] B,H,W 00000000	EPFR3[R/W] B,H,W 00000000	I/O port
0000604 <sub>H</sub>	EPFR4[R/W] B,H,W 11111111	EPFR5[R/W] B,H,W 00000000	-	EPFR7[R/W] B,H,W ----0000	
0000608 <sub>H</sub>	EPFR8[R/W] B,H,W 00000000	EPFR9[R/W] B,H,W 00000000	-	-	
000060C <sub>H</sub>	-	EPFRD[R/W] B,H,W 00000000	EPFRE[R/W] B,H,W 00000000	EPFRF[R/W] B,H,W 00000000	
0000610 <sub>H</sub>	EPFRG[R/W] B,H,W ----0000	-	-	-	
0000614 <sub>H</sub> to 000063C <sub>H</sub>	-				Reserved
0000640 <sub>H</sub>	ASR0 [R/W] B,H,W 00000000 00000000		ACR0 [R/W] B,H,W 1111XX00 00000000		T-unit
0000644 <sub>H</sub>	ASR1 [R/W] B,H,W XXXXXXXX XXXXXXXX		ACR1 [R/W] B,H,W XXXXXXXX XXXXXXXX		
0000648 <sub>H</sub>	ASR2 [R/W] B,H,W XXXXXXXX XXXXXXXX		ACR2 [R/W] B,H,W XXXXXXXX XXXXXXXX		
000064C <sub>H</sub>	ASR3 [R/W] B,H,W XXXXXXXX XXXXXXXX		ACR3 [R/W] B,H,W XXXXXXXX XXXXXXXX		
0000650 <sub>H</sub> to 000065C <sub>H</sub>	Reserved				
0000660 <sub>H</sub>	AWR0 [R/W] B,H,W 01111111 11111111		AWR1 [R/W] B,H,W XXXXXXXX XXXXXXXX		
0000664 <sub>H</sub>	AWR2 [R/W] B,H,W XXXXXXXX XXXXXXXX		AWR3 [R/W] B,H,W XXXXXXXX XXXXXXXX		
0000668 <sub>H</sub> to 000067C <sub>H</sub>	Reserved				
0000680 <sub>H</sub>	CSER[R/W] B,H,W XXXX0001	-	-	-	
0000684 <sub>H</sub> to 00007F8 <sub>H</sub>	-				Reserved
00007FC <sub>H</sub>	-	MODR *	-	-	-

(Continued)



# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
0000800 <sub>H</sub> to 0000FFC <sub>H</sub>	Reserved				
00001000 <sub>H</sub>	DMASA0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC
00001004 <sub>H</sub>	DMADA0[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00001008 <sub>H</sub>	DMASA1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0000100C <sub>H</sub>	DMADA1[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00001010 <sub>H</sub>	DMASA2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00001014 <sub>H</sub>	DMADA2[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00001018 <sub>H</sub>	DMASA3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0000101C <sub>H</sub>	DMADA3[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00001020 <sub>H</sub>	DMASA4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00001024 <sub>H</sub>	DMADA4[R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00001028 <sub>H</sub> to 00006FFC <sub>H</sub>	Reserved				
00007000 <sub>H</sub>	FLCR[R/W] 01XX1000	-	-	-	Flash I/F
00007004 <sub>H</sub>	FLWC[R/W] 00000011	-	-	-	
00007008 <sub>H</sub> to 0000FFFC <sub>H</sub>	Reserved				
00020000 <sub>H</sub>	CTRLR0 00000000 00000001		STATR0 00000000 00000000		CAN0
00020004 <sub>H</sub>	ERRCNT0 00000000 00000000		BTR0 00100011 00000001		
00020008 <sub>H</sub>	INTR0 00000000 00000000		TESTR0 00000000 r0000000* (r : indication the level on the CAN bus)		
0002000C <sub>H</sub>	BRPER0 00000000 00000000		Reserved		

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
00020010 <sub>H</sub>	IF1CREQ0 00000000 00000001		IF1CMSK0 00000000 00000000		CAN0
00020014 <sub>H</sub>	IF1MSK20 11111111 11111111		IF1MSK10 11111111 11111111		
00020018 <sub>H</sub>	IF1ARB20 00000000 00000000		IF1ARB10 00000000 00000000		
0002001C <sub>H</sub>	IF1MCTR0 00000000 00000000		-		
00020020 <sub>H</sub>	IF1DTA10 00000000 00000000		IF1DTA20 00000000 00000000		
00020024 <sub>H</sub>	IF1DTB10 00000000 00000000		IF1DTB20 00000000 00000000		
00020028 <sub>H</sub> to 0002002C <sub>H</sub>	Reserved				
00020030 <sub>H</sub>	IF1DTA20 00000000 00000000		IF1DTA10 00000000 00000000		
00020034 <sub>H</sub>	IF1DTB20 00000000 00000000		IF1DTB10 00000000 00000000		
00020038 <sub>H</sub> to 0002003C <sub>H</sub>	Reserved				
00020040 <sub>H</sub>	IF2CREQ0 00000000 00000001		IF2CMSK0 00000000 00000000		
00020044 <sub>H</sub>	IF2MSK20 00000000 00000000		IF2MSK10 00000000 00000000		
00020048 <sub>H</sub>	IF2ARB20 00000000 00000000		IF2ARB10 00000000 00000000		
0002004C <sub>H</sub>	IF2MCTR0 00000000 00000000		-		
00020050 <sub>H</sub>	IF2DTA10 00000000 00000000		IF2DTA20 00000000 00000000		
00020054 <sub>H</sub>	IF2DTB10 00000000 00000000		IF2DTB20 00000000 00000000		
00020058 <sub>H</sub> to 0002005C <sub>H</sub>	Reserved				
00020060 <sub>H</sub>	IF2DTA20 00000000 00000000		IF2DTA10 00000000 00000000		
00020064 <sub>H</sub>	IF2DTB20 00000000 00000000		IF2DTB10 00000000 00000000		

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
00020068 <sub>H</sub> to 0002007C <sub>H</sub>	Reserved				CAN0
00020080 <sub>H</sub>	Reserved		TREQR10 00000000 00000000		
00020084 <sub>H</sub> to 0002008C <sub>H</sub>	Reserved				
00020090 <sub>H</sub>	Reserved		NEWDT10 00000000 00000000		
00020094 <sub>H</sub> to 0002009C <sub>H</sub>	Reserved				
000200A0 <sub>H</sub>	Reserved		INTPEND10 00000000 00000000		
000200A4 <sub>H</sub> to 000200AC <sub>H</sub>	Reserved				
000200B0 <sub>H</sub>	Reserved		MESVAL10 00000000 00000000		
000200B4 <sub>H</sub> to 000200BC <sub>H</sub>	Reserved				
00020100 <sub>H</sub>	CTRLR1 00000000 00000001		STATR1 00000000 00000000		
00020104 <sub>H</sub>	ERRCNT1 00000000 00000000		BTR1 00100011 00000001		
00020108 <sub>H</sub>	INTR1 00000000 00000000		TESTR1 00000000 r0000000*		
0002010C <sub>H</sub>	BRPER1 00000000 00000000		Reserved		
00020110 <sub>H</sub>	IF1CREQ1 00000000 00000001		IF1CMSK1 00000000 00000000		
00020114 <sub>H</sub>	IF1MSK21 11111111 11111111		IF1MSK11 11111111 11111111		
00020118 <sub>H</sub>	IF1ARB21 00000000 00000000		IF1ARB11 00000000 00000000		

(Continued)

# MB91220/S Series

Address	Register				Block
	+0	+1	+2	+3	
0002011C <sub>H</sub>	IF1MCTR1 00000000 00000000		-		CAN1
00020120 <sub>H</sub>	IF1DTA11 00000000 00000000		IF1DTA21 00000000 00000000		
00020124 <sub>H</sub>	IF1DTB11 00000000 00000000		IF1DTB21 00000000 00000000		
00020128 <sub>H</sub> to 0002012C <sub>H</sub>	Reserved				
00020130 <sub>H</sub>	IF1DTA21 00000000 00000000		IF1DTA11 00000000 00000000		
00020134 <sub>H</sub>	IF1DTB21 00000000 00000000		IF1DTB11 00000000 00000000		
00020138 <sub>H</sub> to 0002013C <sub>H</sub>	Reserved				
00020140 <sub>H</sub>	IF2CREQ1 00000000 00000001		IF2CMSK1 00000000 00000000		
00020144 <sub>H</sub>	IF2MSK21 00000000 00000000		IF2MSK11 00000000 00000000		
00020148 <sub>H</sub>	IF2ARB21 00000000 00000000		IF2ARB11 00000000 00000000		
0002014C <sub>H</sub>	IF2MCTR1 00000000 00000000		-		
00020150 <sub>H</sub>	IF2DTA11 00000000 00000000		IF2DTA21 00000000 00000000		
00020154 <sub>H</sub>	IF2DTB11 00000000 00000000		IF2DTB21 00000000 00000000		
00020158 <sub>H</sub> to 0002015C <sub>H</sub>	Reserved				
00020160 <sub>H</sub>	IF2DTA21 00000000 00000000		IF2DTA11 00000000 00000000		
00020164 <sub>H</sub>	IF2DTB21 00000000 00000000		IF2DTB11 00000000 00000000		
00020168 <sub>H</sub> to 0002017C <sub>H</sub>	Reserved				
00020180 <sub>H</sub>	Reserved		TREQR11 00000000 00000000		

(Continued)

# MB91220/S Series

(Continued)

Address	Register				Block
	+0	+1	+2	+3	
00020184H to 0002018CH	Reserved				CAN1
00020190H	Reserved		NEWDT11 00000000 00000000		
00020194H to 0002019CH	Reserved				
000201A0H	Reserved		INTPEND11 00000000 00000000		
000201A4H to 000201ACH	Reserved				
000201B0H	Reserved		MESVAL11 00000000 00000000		
000201B4H to 000201BCH	Reserved				

\* : The lower 16 bits (DTC [15 : 0] ) of DMCA0 to DMCA4 cannot be accessed in bytes.

Notes : • Do not perform read modify write instructions to a register including write-on-bit.  
• The data in the area reserved or - is undefined.

# MB91220/S Series

## ■ VECTOR TABLE

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA start source
	Decimal	Hexa-decimal				
Reset	0	00	—	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	—
Mode vector	1	01	—	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	—
System reserved	2	02	—	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	—
System reserved	3	03	—	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	—
System reserved	4	04	—	3EC <sub>H</sub>	000FFFECH	—
System reserved	5	05	—	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	—
System reserved	6	06	—	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	—
Coprocessor absent trap	7	07	—	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	—
Coprocessor error trap	8	08	—	3DC <sub>H</sub>	000FFFDCH	—
INTE instruction	9	09	—	3D8 <sub>H</sub>	000FFFD8 <sub>H</sub>	—
System reserved	10	0A	—	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	—
System reserved	11	0B	—	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	—
Step trace trap	12	0C	—	3CC <sub>H</sub>	000FFFCCH	—
NMI request (ICE)	13	0D	—	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	—
Undefined instruction exception	14	0E	—	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	—
NMI instruction	15	0F	0F <sub>H</sub> Fixed	3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	—
External interrupt 0/1/2/6/7	16	10	ICR00	3BC <sub>H</sub>	000FFFBCH	—
External interrupt 3	17	11	ICR01	3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	6
External interrupt 4	18	12	ICR02	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	7
External interrupt 5	19	13	ICR03	3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	—
PPG0H/0L/8H/8L	20	14	ICR04	3AC <sub>H</sub>	000FFFACH	—
PPG2H/2L/9H/9L	21	15	ICR05	3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	—
PPG4H/4L/10H/10L	22	16	ICR06	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	—
PPG6H/6L/11H/11L	23	17	ICR07	3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	—
Reload timer 0	24	18	ICR08	39C <sub>H</sub>	000FFF9CH	8
Reload timer 1	25	19	ICR09	398 <sub>H</sub>	000FFF98 <sub>H</sub>	9
Reload timer 2	26	1A	ICR10	394 <sub>H</sub>	000FFF94 <sub>H</sub>	10
LIN-UART0 (Reception)	27	1B	ICR11	390 <sub>H</sub>	000FFF90 <sub>H</sub>	—
LIN-UART0 (Transmission)	28	1C	ICR12	38C <sub>H</sub>	000FFF8CH	—
LIN-UART1 (Reception)	29	1D	ICR13	388 <sub>H</sub>	000FFF88 <sub>H</sub>	1
LIN-UART1 (Transmission)	30	1E	ICR14	384 <sub>H</sub>	000FFF84 <sub>H</sub>	4
LIN-UART2 (Reception)	31	1F	ICR15	380 <sub>H</sub>	000FFF80 <sub>H</sub>	2
LIN-UART2 (Transmission)	32	20	ICR16	37C <sub>H</sub>	000FFF7CH	5
LIN-UART3 (Reception)	33	21	ICR17	378 <sub>H</sub>	000FFF78 <sub>H</sub>	—
LIN-UART3 (Transmission)	34	22	ICR18	374 <sub>H</sub>	000FFF74 <sub>H</sub>	—

(Continued)

# MB91220/S Series

(Continued)

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address	DMA start source
	Decimal	Hexa-decimal				
CAN0	35	23	ICR19	370 <sub>H</sub>	000FFF70 <sub>H</sub>	—
CAN1	36	24	ICR20	36C <sub>H</sub>	000FFF6C <sub>H</sub>	—
PPG12H/12L/I <sup>2</sup> C0	37	25	ICR21	368 <sub>H</sub>	000FFF68 <sub>H</sub>	—
PPG13H/13L	38	26	ICR22	364 <sub>H</sub>	000FFF64 <sub>H</sub>	—
PPG14H/14L/I <sup>2</sup> C1	39	27	ICR23	360 <sub>H</sub>	000FFF60 <sub>H</sub>	—
PWC (Measurement completed)	40	28	ICR24	35C <sub>H</sub>	000FFF5C <sub>H</sub>	—
PWC (Overflow)	41	29	ICR25	358 <sub>H</sub>	000FFF58 <sub>H</sub>	—
DMAC	42	2A	ICR26	354 <sub>H</sub>	000FFF54 <sub>H</sub>	—
A/D converter	43	2B	ICR27	350 <sub>H</sub>	000FFF50 <sub>H</sub>	14
Real-time clock	44	2C	ICR28	34C <sub>H</sub>	000FFF4C <sub>H</sub>	—
PPG15H/15L	45	2D	ICR29	348 <sub>H</sub>	000FFF48 <sub>H</sub>	—
Main oscillation stabilization wait timer	46	2E	ICR30	344 <sub>H</sub>	000FFF44 <sub>H</sub>	—
Timebase timer overflow	47	2F	ICR31	340 <sub>H</sub>	000FFF40 <sub>H</sub>	—
PPG1H/1L	48	30	ICR32	33C <sub>H</sub>	000FFF3C <sub>H</sub>	11
PPG3H/3L	49	31	ICR33	338 <sub>H</sub>	000FFF38 <sub>H</sub>	12
PPG5H/5L	50	32	ICR34	334 <sub>H</sub>	000FFF34 <sub>H</sub>	13
PPG7H/7L	51	33	ICR35	330 <sub>H</sub>	000FFF30 <sub>H</sub>	3
16-bit free-run timer 0	52	34	ICR36	32C <sub>H</sub>	000FFF2C <sub>H</sub>	—
16-bit free-run timer 1	53	35	ICR37	328 <sub>H</sub>	000FFF28 <sub>H</sub>	—
ICU0	54	36	ICR38	324 <sub>H</sub>	000FFF24 <sub>H</sub>	—
ICU1	55	37	ICR39	320 <sub>H</sub>	000FFF20 <sub>H</sub>	—
ICU2	56	38	ICR40	31C <sub>H</sub>	000FFF1C <sub>H</sub>	—
ICU3	57	39	ICR41	318 <sub>H</sub>	000FFF18 <sub>H</sub>	—
OCU0	58	3A	ICR42	314 <sub>H</sub>	000FFF14 <sub>H</sub>	—
OCU1	59	3B	ICR43	310 <sub>H</sub>	000FFF10 <sub>H</sub>	—
Sound generator 0	60	3C	ICR44	30C <sub>H</sub>	000FFF0C <sub>H</sub>	—
Sound generator 1	61	3D	ICR45	308 <sub>H</sub>	000FFF08 <sub>H</sub>	—
Sound generator 2	62	3E	ICR46	304 <sub>H</sub>	000FFF04 <sub>H</sub>	—
Delay interrupt	63	3F	ICR47	300 <sub>H</sub>	000FFF00 <sub>H</sub>	—
System reserved	64	40	—	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	—
System reserved	65	41	—	2F8 <sub>H</sub>	000FFE8 <sub>H</sub>	—
System reserved	66 to 79	42 to 4F	—	2F4 <sub>H</sub> to 2C0 <sub>H</sub>	000FFE4 <sub>H</sub> to 000FFEC0 <sub>H</sub>	—
INT instruction	80 to 255	50 to FF	—	2BC <sub>H</sub> to 000 <sub>H</sub>	000FFEB <sub>C</sub> to 000FFC00 <sub>H</sub>	—

# MB91220/S Series

## ■ TABLE OF PIN STATUS IN EACH MODE

### • Single chip mode

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
INITX	INIT	Input permitted	Input permitted	Input permitted	Input permitted		
X0	Main clock				Hi-Z or Input permitted		
X1					"H" output or input permitted		
X0A	Sub clock				Hi-Z or input permitted		
X1A					"H" output or input permitted		
MD0	Mode				Input permitted		
MD1							
MD2							
P00	SEG24	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When LCD is used, output operation or output retention for both SLEEP/STOP
P01	SEG25						
P02	SEG26						
P03	SEG27						
P04	SEG28						
P05	SEG29						
P06	SEG30						
P07	SEG31/ATGX						
P10	SEG16	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When LCD is used, output operation or output retention for both SLEEP/STOP
P11	SEG17						
P12	SEG18						
P13	SEG19						
P14	SEG20						
P15	SEG21						
P16	SEG22						
P17	SEG23						

(Continued)



# MB91220/S Series

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
P20	SEG0	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When LCD is used, output operation or output retention for both SLEEP/STOP
P21	SEG1						
P22	SEG2						
P23	SEG3						
P24	SEG4						
P25	SEG5						
P26	SEG6						
P27	SEG7	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When LCD is used, output operation or output retention for both SLEEP/STOP
P30	SEG8						
P31	SEG9						
P32	SEG10						
P33	SEG11						
P34	SEG12						
P35	SEG13						
P36	SEG14	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	Input of external interrupt is enabled by setting PFR
P37	SEG15						
P40	SIN0/INT0						
P41	SOT0						
P42	SCK0						
P43	SIN3/INT1						
P44	SOT3						
P45	SCK3	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	
P46	—						
P47	—						
P50	SIN4/CK0						
P51	SOT4						
P52	SCK4						
P53	SIN5/CK1						
P54	SOT5	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	
P55	SCK5						
P56	OUT0						
P57	OUT1						

(Continued)

# MB91220/S Series

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
P60	AN0	Output Hi-Z Input cut-off	Output Hi-Z Input cut-off	Previous state held	Previous state held	Output Hi-Z Input cut-off	
P61	AN1						
P62	AN2						
P63	AN3						
P64	AN4						
P65	AN5						
P66	AN6						
P67	AN7						
P70	INT60/RX0	Output Hi-Z Input permitted	Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	Input of external interrupt is enabled by setting PFR
P71	TX0						
P72	INT7/RX1						
P73	TX1						
P80	AN16	Output Hi-Z Input cut-off	Output Hi-Z Input cut-off	Previous state held	Previous state held	Output Hi-Z Input cut-off	
P81	AN17						
P82	AN18						
P83	AN19						
P84	AN20/INT2						
P85	AN21/INT3						
P86	AN22/INT4						
P87	AN23/INT5						
P90	DA0	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When DA is used, output retention
P91	DA1						
P92	SGA0						
P93	SGO0						
P94	SGA1						
P95	SGO1						
P96	SGA2						
P97	SGO2						
PA0	PWM1P3	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	
PA1	PWM1M3						
PA2	PWM2P3						
PA3	PWM2M3						

(Continued)

# MB91220/S Series

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks			
		INITX=L	INITX=H		HIZ=0	HIZ=1				
PB0	PPG8H	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off				
PB1	PPG9H									
PB2	PPG10H									
PB3	PPG11H									
PB4	PWM1P1									
PB5	PWM1M1									
PB6	PWM2P1									
PB7	PWM2M1									
PC0	PWM1P0	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off				
PC1	PWM1M0									
PC2	PWM2P0									
PC3	PWM2M0									
PD0	TIN0/IN0/PWC0/INT2/V0	Input permitted	Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	Input of external interrupt is enabled by setting PFR. When LCD is used, output operation or output retention for both SLEEP/STOP			
PD1	TIN1/IN1/V1									
PD2	TIN2/IN2/V2									
PD3	IN3/V3									
PD4	COM0/PPG1H	"L" output Input permitted	"L" output Input permitted	Previous state held						
PD5	COM1/PPG3H									
PD6	COM2/PPG5H									
PD7	COM3/PPG7H									
PE0	PWM1P2	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off				
PE1	PWM1M2									
PE2	PWM2P2									
PE3	PWM2M2									
PE4	PPG12H/SDA0									
PE5	PPG13H/SCL0									
PE6	PPG14H/SDA1									
PE7	PPG15H/SCL1									

(Continued)

# MB91220/S Series

(Continued)

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
PF0	AN8	Output Hi-Z Input cut-off	Output Hi-Z Input cut-off	Previous state held	Previous state held	Output Hi-Z Input cut-off	
PF1	AN9						
PF2	AN10						
PF3	AN11						
PF4	AN12						
PF5	AN13						
PF6	AN14						
PF7	AN15						
PG0	PPG0H	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	
PG1	TOT0/PPG2H						
PG2	TOT1/PPG4H						
PG3	TOT2/PPG6H						

# MB91220/S Series

• External bus mode (8-bit)

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
INITX	INIT	Input permitted	Input permitted	Input permitted	Input permitted		
X0	Main clock				Hi-Z or Input permitted		
X1					"H" output or input permitted		
X0A	Sub clock				Hi-Z or Input permitted		
X1A					"H" output or input permitted		
MD0	Mode				Input permitted		
MD1							
MD2							
P00	SEG24	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When LCD is used, output operation or output retention for both SLEEP/STOP
P01	SEG25						
P02	SEG26						
P03	SEG27						
P04	SEG28						
P05	SEG29						
P06	SEG30						
P07	SEG31/ATGX						
P10	D08	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Hi-Z	Hi-Z	Output Hi-Z Input cut-off	No port function
P11	D09						
P12	D10						
P13	D11						
P14	D12						
P15	D13						
P16	D14						
P17	D15						
P20	A00	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Address output	Address output	Output Hi-Z Input cut-off	No port function
P21	A01						
P22	A02						
P23	A03						
P24	A04						
P25	A05						
P26	A06						
P27	A07						

(Continued)

# MB91220/S Series

(Continued)

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
P30	A08	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Address output	Address output	Output Hi-Z Input cut-off	No port function
P31	A09						
P32	A10						
P33	A11						
P34	A12						
P35	A13						
P36	A14						
P37	A15						
P40	SIN0/INT0	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	Input of external interrupt is enabled by setting PFR When external bus signal is used, "H" output/clock output for SLEEP/STOP (Hi-Z=0)
P41	SOT0						
P42	SCK0						
P43	SIN3/INT1		"H" output				
P44	SOT3						
P45	SCK3						
P46	ASX		Clock output				
P47	SYSCLK	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When external bus signal is used, "H" output for SLEEP/STOP (Hi-Z=0)
P50	SIN4/CK0/CS0X						
P51	SOT4/CS1X						
P52	SCK4/CS2X						
P53	SIN5/CK1/CS3X						
P54	SOT5/RDX						
P55	SCK5/WR0X						
P56	OUT0						
P57	OUT1/RDY	Input permitted					
P60 to PG3	It is the same as the single chip.						

• External bus mode (16-bit)

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
INITX	INIT	Input permitted	Input permitted	Input permitted	Input permitted		
X0	Main clock				Hi-Z or Input permitted		
X1					"H" output or input permitted		
X0A					Sub clock	Hi-Z or Input permitted	
X1A	"H" output or input permitted						
MD0	Mode				Input permitted		
MD1							
MD2							
P00	D00	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Hi-Z	Hi-Z	Output Hi-Z Input cut-off	No port function
P01	D01						
P02	D02						
P03	D03						
P04	D04						
P05	D05						
P06	D06						
P07	D07						
P10	D08	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Hi-Z	Hi-Z	Output Hi-Z Input cut-off	No port function
P11	D09						
P12	D10						
P13	D11						
P14	D12						
P15	D13						
P16	D14						
P17	D15						
P20	A00	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Address output	Address output	Output Hi-Z Input cut-off	No port function
P21	A01						
P22	A02						
P23	A03						
P24	A04						
P25	A05						
P26	A06						
P27	A07						

(Continued)

# MB91220/S Series

(Continued)

Pin Name	Function name	Initial value		In SLEEP State	In STOP State		Remarks
		INITX=L	INITX=H		HIZ=0	HIZ=1	
P30	A08	Output Hi-Z Input cut-off	Output Hi-Z Input permitted	Address output	Address output	Output Hi-Z Input cut-off	No port function
P31	A09						
P32	A10						
P33	A11						
P34	A12						
P35	A13						
P36	A14						
P37	A15						
P40	SIN0/INT0	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	Input of external interrupt is enabled by setting PFR When external bus signal is used, "H" output/clock output for SLEEP/STOP (Hi-Z=0)
P41	SOT0						
P42	SCK0						
P43	SIN3/INT1		"H" output				
P44	SOT3		Clock output				
P45	SCK3						
P46	ASX						
P47	SYSCLK						
P50	SIN4/CK0/CS0X	Output Hi-Z Input permitted	Output Hi-Z Input permitted	Previous state held	Previous state held	Output Hi-Z Input cut-off	When external bus signal is used, "H" output for SLEEP/STOP (Hi-Z=0)
P51	SOT4/CS1X						
P52	SCK4/CS2X						
P53	SIN5/CK1/CS3X						
P54	SOT5/RDX						
P55	SCK5/WR0X						
P56	OUT0/WR1X						
P57	OUT1/RDY		Input permitted				
P60 to PG3	It is the same as the single chip.						



## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	$AV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} = V_{CC}^{*2}$
	$V_{AVRH}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq V_{AVRH}$
	$DV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$DV_{CC} = V_{CC}^{*2}$
Input voltage*1	$V_I$	$V_{SS} - 0.3$	$V_{CC} + 6.0$	V	*9
Output voltage*1	$V_O$	$V_{SS} - 0.3$	$V_{CC} + 6.0$	V	*9
“L” level maximum output current*3	$I_{OL1}$	—	15	mA	*5
	$I_{OL2}$	—	40	mA	*6
“L” level average output current*4	$I_{OLAV1}$	—	4	mA	*5
	$I_{OLAV2}$	—	30	mA	*6
“L” level total maximum output current	$\Sigma I_{OL1}$	—	120	mA	*5
	$\Sigma I_{OL2}$	—	330	mA	*6
“L” level total average output current	$\Sigma I_{OLAV1}$	—	50	mA	*5
	$\Sigma I_{OLAV2}$	—	160	mA	*6
“H” level maximum output current	$I_{OH1}^{*3}$	—	-15	mA	*5
	$I_{OH2}^{*3}$	—	-40	mA	*6
“H” level average output current	$I_{OHAV1}^{*4}$	—	-4	mA	*5
	$I_{OHAV2}^{*4}$	—	-30	mA	*6
“H” level total maximum output current	$\Sigma I_{OH1}$	—	-120	mA	*5
	$\Sigma I_{OH2}$	—	-330	mA	*6
“H” level total average output current	$\Sigma I_{OHAV1}^{*7}$	—	-50	mA	*5
	$\Sigma I_{OHAV2}^{*7}$	—	-160	mA	*6
Power consumption	$P_D$	—	660	mW	
Operating temperature	$T_A$	-40	+105	°C	In single chip operation
		-40	+85	°C	In external bus operation
Storage temperature	$T_{stg}$	-55	+150	°C	
+B input standard (Maximum clamp current)	$I_{CLAMP}$	-2	+2	mA	Except dedicated input pins, (PD3 to PD0) and D/AC output pins (P91, P90) *8
+B input standard (Total maximum clamp current)	$\Sigma I_{CLAMP}$	-20	+20	mA	

(Continued)


# MB91220/S Series

(Continued)

- \*1 : The parameter is based on  $V_{SS} = AV_{SS} = DV_{SS} = 0.0$  V.
- \*2 : Note that  $AV_{CC}$  and  $DV_{CC}$  should not exceed  $V_{CC}$  upon power-on and under other circumstances.
- \*3 : The maximum output current defines the peak current value of each of the corresponding pins.
- \*4 : The average output current defines the average value of the current (100 ms) which passes through each of the corresponding pins. The average value represents a value calculated by multiplying the operating current by the operating rate.
- \*5 : Output other than PA0 to PA3 pins, PB4 to PB7 pins, PC0 to PC3 pins, and PE0 to PE3 pins.
- \*6 : (PA0 to PA3, PE0 to PE3) + (PB4 to PB7, PC0 to PC3) .  
The stepping motor controller pins are divided into two groups (8 pins each) and the value is calculated as the total current per group.
- \*7 : The total average output current defines the average value of the current (100 ms) which passes through all the corresponding pins. The average value represents a value calculated by multiplying the operating current by the operating rate.
- \*8 : +B input standard defines the current value for each of the corresponding pins.
- \*9 :  $V_i$  and  $V_o$  should not exceed  $V_{CC} + 0.3$  V. However, if the maximum current to/from an input is limited by some means with external components, when the +B input-enabled pin is used the  $I_{CLAMP}$  rating supersedes the  $V_i$  rating.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## Recommended example circuit



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## 2. Recommended Operating Conditions

( $V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$ )


Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC}$ $AV_{CC}$ $DV_{CC}$	4.5	5.5	V	Recommended guaranteed operating range
		3.5	5.5	V	Guaranteed operating range* <sup>1</sup>
		2.0	5.5	V	Guaranteed operating range for holding stop operation status* <sup>2</sup> (MB91F223/S)
Smoothing capacitor* <sup>3</sup>	$C_S$	1		$\mu\text{F}$	Use a ceramic capacitor or a capacitor with similar frequency characteristics.
Operating temperature	$T_A$	-40	+105	$^{\circ}\text{C}$	In single chip operation
		-40	+85	$^{\circ}\text{C}$	In external bus operation

\*1 : Exclusive of A/D and D/A operation

\*2 : Internal voltage held in RAM : 1.8 V (Min) /3.6 V (Max)

\*3 : For how to connect the smoothing capacitor  $C_S$ , refer to the diagram below.

### • C Pin Connection Diagram



### < + B input (12 V to 16 V) conditions >

- Do not connect +B potential directly to a microcontroller pin.
- Always connect a resistor between the microcontroller pin and +B signal to limit the current.  
 $I_{HH} = 2\text{ mA per pin (Max.)}$  [In the steady state and transient state between power-on and power-off, etc.]  
 It can be connected to any general-purpose input port except the output pin for LCDC.
- The protection diode in the microcontroller turns the potential upon +B input between the limiting resistor and microcontroller pin into " $V_{CC} + \text{protection diode ON voltage}$ ". Configure the circuit so that these are not interfered and the potential is not exceeded.

# MB91220/S Series

## 3. DC Specifications

(T<sub>A</sub> : - 40 °C to + 105 °C ; V<sub>CC</sub> = 5.0 V ±10%, V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Sym- bol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	V <sub>IHS</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P73, P80 to P87, P90 to P97, PA0 to PA3, PB0 to PB7, PC0 to PC3, PD0 to PD7, PE0 to PE7, PF0 to PF7, PG0 to PG3	—	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	Automotive level input pins*1
	V <sub>IH</sub>	P40, P43, P50, P53 PE4 to PE7	—	0.7 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	CMOS input pins*2
	V <sub>IHT</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P57, P60 to P67, PF0 to PF7	—	2.0	—	V <sub>CC</sub> + 0.3	V	TTL input pins*4
	V <sub>IHM</sub>	MD0 to MD2	—	V <sub>CC</sub> - 0.3	—	V <sub>CC</sub> + 0.3	V	MD pins*3
	V <sub>IHX</sub>	X0, X1, X0A, X1A, INITX	—	0.8 V <sub>CC</sub>	—	—	V	
“L” level input voltage	V <sub>ILS</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P73, P80 to P87, P90 to P97, PA0 to PA3, PB0 to PB7, PC0 to PC3, PD0 to PD7, PE0 to PE7, PF0 to PF7, PG0 to PG3	—	V <sub>SS</sub> - 0.3	—	0.5 V <sub>CC</sub>	V	Automotive level input pins*1
	V <sub>IL</sub>	P40, P43, P50, P53, PE4 to PE7	—	V <sub>SS</sub> - 0.3	—	0.3 V <sub>CC</sub>	V	CMOS hysteresis input pins*2
	V <sub>ILT</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P57, P60 to P67, PF0 to PF7	—	V <sub>SS</sub> - 0.3	—	0.8	V	TTL input pins*4
	V <sub>ILM</sub>	MD0 to MD2	—	V <sub>SS</sub> - 0.3	—	V <sub>SS</sub> + 0.3	V	MD pins*3
	V <sub>ILX</sub>	X0, X1, X0A, X1A, INITX	—	—	—	0.2 V <sub>CC</sub>	V	

(Continued)

# MB91220/S Series

( $T_A$  :  $-40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*5	I <sub>CC</sub>	VCC	Operating frequency : F <sub>CP</sub> = 32 MHz in main mode	—	85	105	mA	Under normal operation
				—	135	155	mA	In Flash-Write mode
	I <sub>CCS</sub>		Operating frequency : F <sub>CP</sub> = 32 MHz in main sleep mode	—	40	70	mA	
	I <sub>COL</sub>		Operating frequency : F <sub>CP</sub> = 32 kHz, T <sub>A</sub> = +25 °C in sub mode	—	200	450	μA	main oscillation/ PLL stops*6
	I <sub>CCLS</sub>		Operating frequency : F <sub>CP</sub> = 32 kHz, T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5V in sub sleep mode	—	180	400	μA	main oscillation/ PLL stops*6
	I <sub>CCH</sub>		T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5V in stop mode (oscillation stopped)	—	10	150	μA	main clock/PLL/ sub-oscillation halted*7
	I <sub>CTS4M</sub>		T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5V in stop mode (RTC in use*8)	—	330	500	μA	PLL/ sub-oscillation halted*7
	I <sub>CTS32K</sub>	Sub clock frequency : F <sub>CP</sub> = 32 kHz, T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5V in stop mode (Real Time Clock Operation*8)	—	40	180	μA	main oscillation/ PLL stops*6	
Input leak current	I <sub>IL</sub>	All input pins	V <sub>CC</sub> = DV <sub>CC</sub> = AV <sub>CC</sub> = 5.5 V V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>	-5	—	+5	μA	
Input capacity 1	C <sub>IN1</sub>	Other than VCC, VSS, DVCC, DVSS, AVCC, AVSS, PA0 to PA3, PB4 to PB7, PC0 to PC3, PE0 to PE3	—	—	5	15	pF	
Input capacity 2	C <sub>IN2</sub>	PA0 to PA3, PB4 to PB7, PC0 to PC3, PE0 to PE3	—	—	15	45	pF	
Pull-up resistance	R <sub>UP</sub>	INITX	—	25	50	100	kΩ	

(Continued)

# MB91220/S Series

( $T_A$  :  $-40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output "H" voltage 1	$V_{OH1}$	Other than PA0 to PA3, PB4 to PB7, PC0 to PC3, PE0 to PE3	$V_{CC} = 4.5\text{ V}$ $I_{OH} = -4.0\text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output "H" voltage 2	$V_{OH2}$	PA0 to PA3, PB4 to PB7, PC0 to PC3, PE0 to PE3	$V_{CC} = 4.5\text{ V}$ $I_{OH} = -30.0\text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output "L" voltage 1	$V_{OL1}$	Other than PA0 to PA3, PB4 to PB7, PC0 to PC3, PE0 to PE3	$V_{CC} = 4.5\text{ V}$ $I_{OL} = 4.0\text{ mA}$	—	—	0.4	V	
Output "L" voltage 2	$V_{OL2}$	PA0 to PA3, PB4 to PB7, PC0 to PC3, PE0 to PE3	$V_{CC} = 4.5\text{ V}$ $I_{OL} = 30.0\text{ mA}$	—	—	0.55	V	
High current output Drive capacity Phase-to-phase deviation 1	$\Delta V_{OH2}$	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5\text{ V}$ $I_{OH} = 30.0\text{ mA}$ Maximum deviation of $V_{OH2}$	0	—	90	mV	*9
High current output Drive capacity Phase-to-phase deviation 2	$\Delta V_{OL2}$	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5\text{ V}$ $I_{OL} = 30.0\text{ mA}$ Maximum deviation of $V_{OL2}$	0	—	90	mV	*9
COM0 to COM3 Output impedance	$R_{VCOM}$	COM0 to COM3	—	—	—	4.5	k $\Omega$	
SEG00 to SEG31 Output impedance	$R_{VSEG}$	SEG0 to SEG31	—	—	—	30	k $\Omega$	
LCDC leak current	$I_{LCDC}$	COM0 to COM3, SEG0 to SEG31	$T_A = +25\text{ }^\circ\text{C}$	-0.5	—	+0.5	$\mu\text{A}$	

\*1 : All input pins except X0, X1, X0A, X1A, MD0, MD1, MD2 and INITX pins

\*2 : CMOS input can be switched by the SIN of the LIN-UART and I<sup>2</sup>C input pin and switched by the input level selection register (PILR) .

\*3 : MD0, MD1, MD2

\*4 : TTL input can be selected by the external bus input pins and input pin only in the parallel writer mode. The external bus input pins (P00 to P17 and P57) can be switched by the input level selection register (PILR) .

\*5 : They represent current values used when supplying power to the external clock from pin X1.

(Continued)

*(Continued)*

- \*6 : Before switching from the main clock operation mode to the sub clock operation (operation in sub RUN, sub SLEEP, and sub RTC) mode, set the main oscillation stop bit (OSDCS1) in the oscillation control register (OSCCR) to "1" and the clock source to half of the source oscillation input, and then stop the PLL.
- \*7 : Before switching from the main clock operation mode to the stop mode, set the clock source to half of the source oscillation input, stop the PLL, set the OSDC1 bit in the standby control register (STCR) to "1". However, if using the main clock RTC operation, set the clock source to half of the source oscillation input, stop the PLL, and then set each clock of the CPU clock (CLKB), peripheral clock (CLKP), and external interface clock (CLKT) to the division ratio of 8 or more using the base clock divide setting registers 0 and 1 (DIVR0 and 1) before switching to the stop mode.
- \*8 : The real time clock can be operated only in the 4 MHz main clock oscillation or 32 kHz sub clock oscillation.
- \*9 : Defined by the maximum deviation of  $V_{OH2}/V_{OL2}$  of each pin, when PWM1P0, PWM1M0, PWM2P0 and PWM2M0 in ch.0 are simultaneously turned on. Other channels are applied in the same condition.

# MB91220/S Series

## 4. Flash Memory Write/Erase Characteristics

Parameter	Condition	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5.0 V	—	1	15	s	Exclusive of internal write time prior to erase
Chip erase time	T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5.0 V	—	5	—	s	Exclusive of internal write time prior to erase
Halfword write time	T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5.0 V	—	16	3600	μs	Exclusive of overhead time at system level
Chip write time	T <sub>A</sub> = +25 °C, V <sub>CC</sub> = 5.0 V	—	2.1	—	s	Exclusive of overhead time at system level
Erase/write cycle	—	10000	—	—	cycle	
Flash memory data retain time	T <sub>A</sub> = +85 °C (average)	10	—	—	year	*

\* : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into average temperature at + 85 °C) .




## 5. AC Specifications

### (1) Clock timing

( $T_A$ :  $-40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Frequency of source oscillation clock	$F_C$	X0, X1	—	—	4	—	MHz	
	$F_{Ca}$	X0A, X1A		—	32.768	—	kHz	
Source oscillation clock cycle time	$t_{CYL}$	X0, X1	—	—	250	—	ns	
Input clock pulse width	$P_{WH}, P_{WL}$	X0	—	100	—	—	ns	The duty ratio normally ranges from 40% to 60%.
Input clock rise/fall time	$t_{cr}, t_{cf}$	X0	—	—	—	5	ns	When external clock is used
Frequency of internal operating clock	$F_{CP}$	—	—	—	—	32	MHz	
Internal operating clock cycle time	$t_{CP}$	—	—	31.25	—	—	ns	
CAN PLL cycle jitter (When locked)	$t_{PJ}$	—	—	- 10	—	+ 10	ns	$F_{CP} = 32\text{ MHz}$ (4 MHz, PLL multiplied by 8)


#### • X0/X1 Clock Timing



# MB91220/S Series

- CAN PLL cycle jitter

Deviation time from the ideal clock is assured per cycle out of 20, 000 cycles.



- Operations


Oscillation should be performed as described below :

[Source oscillation] : X0/X1 : 4 MHz, PLL : multiplied by 8, Internal frequency : 32 MHz

: X0A/X1A : 32 kHz, PLL : no multiplication, Internal frequency : 32 kHz

Note that the PLL oscillation stabilization wait time should be set to 500  $\mu$ s or more.


Sample oscillation circuit




AC specifications are defined by the following measurement standard voltage values :

- Input signal wave form


Automotive input pin



CMOS input pin




TTL input pin



- Output signal wave form

Output pin





# MB91220/S Series

## (2) Reset input

( $T_A$  :  $-40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
INITX input time	$t_{INTL}$	INITX	—	500	—	ns	Under normal operation
				Oscillation time of oscillator* + $10\text{ t}_{cp} + 12\text{ }\mu\text{s}$	—	ms	In stop mode

\* : The oscillation time of the oscillator refers to the time when the amplitude has reached 90%. The oscillation time of the crystal oscillator ranges from several ms to tens of ms. The oscillation time of the ceramic oscillator ranges from several hundreds to several ms, while that of the external clock is 0 ms.




## [External reset input specifications (INITX) and internal reset signal cancellation timing]

- When an external reset input is generated, a maximum of 256 tcp is designed to be spent until it reaches the internal reset signal to transmit all reset signals to the internal logic (Max 8  $\mu$ s at 32 MHz) .
- The following chart shows how to set the timing for instruction execution start (start of application operation) after external reset input.

Time from external reset input to instruction start = Max 256 tcp + 61 tcp

### • Timing Chart




### [Pin state in external bus mode]

In the external bus mode, it is not guaranteed to hold the RAM value upon external reset (INITX = "0") input.

Beside that, the value of the internal bus is to be output to each pin during the time between the internal reset input and its cancellation.


### • Timing Chart (Pin State for External Bus Mode : 1)



# MB91220/S Series

It can be avoided by the following external reset input to continue Hi-Z.


## • Timing Chart (Pin State for External Bus Mode : 2)



## (3) Power-on Conditions


(T<sub>A</sub> : - 40 °C to + 105 °C; V<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Pin name	Condi- tion	Value		Unit	Remarks
				Min	Max		
Power supply rising time	t <sub>R</sub>	VCC	—	0.05	30	ms	
Power supply start voltage	V <sub>OFF</sub>			—	0.2	V	
Power supply peak voltage	V <sub>ON</sub>			2.7	—	V	
Power supply cut-off time	t <sub>OFF</sub>			50	—	ms	Due to the repetitive operation



Power supply drop time, power supply voltages and external reset input to retain RAM data in MB91220/S  
Satisfy the following reset input standard to retain the RAM data used in the single chip mode.

V <sub>CC</sub> (V)	Voltage drop time	External reset input standard (INITX)
dropped 4.0 V → 3.5 V	Min 256 t <sub>cp</sub>	Min 256 t <sub>cp</sub>




To retain RAM data, enter 256 t<sub>cp</sub> of INITX or more before dropping V<sub>CC</sub> to 3.5 V or lower.

# MB91220/S Series

## (4) Clock Output Timing

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	SYSCLK	—	$t_{CPT}$	—	ns	*1
SYSCLK $\uparrow$ →SYSCLK $\downarrow$	$t_{CHCL}$	SYSCLK		$t_{CYC} / 2 - 10$	$t_{CYC} / 2 + 10$	ns	*2
SYSCLK $\downarrow$ →SYSCLK $\uparrow$	$t_{CLCH}$	SYSCLK		$t_{CYC} / 2 - 10$	$t_{CYC} / 2 + 10$	ns	*3



\*1 :  $t_{CYC}$  is the frequency of one clock cycle including the gear cycle.

\*2 : The rating is under the conditions of “gear cycle  $\times$  1”.

When the gear cycle is set to 1/2, 1/4 or 1/8, use the formula below by entering 1/2, 1/4 or 1/8 in “n” respectively.

$$(1/2 \times 1/n) \times t_{CYC} - 10$$

\*3 : The rating is under the conditions of “gear cycle  $\times$  1”.



## (5) Normal Bus Access : Read/Write Operation

( $V_{CC} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = 0\text{ }^\circ\text{C to }+70\text{ }^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
CS0X to CS3X setup	$t_{CSLCH}$	SYSCLK CS0X to CS3X	AWRxL : W02 = 0	3	—	ns	
	$t_{CSDLCH}$			-10	—	ns	
CS0X to CS3X hold	$t_{CHCSH}$			3	$t_{CYC} / 2 + 30$	ns	
Address setup	$t_{ASCH}$	SYSCLK A00 to A15	—	3	—	ns	
	$t_{ASWL}$	WR0X, WR1X A00 to A15		3	—	ns	
	$t_{ASRL}$	RDX A00 to A15		3	—	ns	
Address hold	$t_{CHAX}$	SYSCLK A00 to A15		3	$t_{CYC} / 2 + 30$	ns	
	$t_{WHAX}$	WR0X, WR1X A00 to A15		3	—	ns	
	$t_{RHAX}$	RDX A00 to A15		3	—	ns	
Valid address → valid data input time	$t_{AVDV}$	A00 to A15 D00 to D15		—	$3/2 \times t_{CYC} + 45$	ns	*1, *2
WR0X, WR1X ↓ delay time	$t_{CHWL}$	SYSCLK WR0, WR1		—	10	ns	
WR0X, WR1X ↑ delay time	$t_{CHWH}$			—	10	ns	
WR0X, WR1X minimum pulse width	$t_{WLWH}$	WR0X, WR1X		$t_{CYC} - 10$	—	ns	
Write data hold time	$t_{WHDX}$	WR0X, WR1X, D00 to D15		3	—	ns	
RDX ↓ delay time	$t_{CHRL}$	SYSCLK		—	10	ns	
RDX ↑ delay time	$t_{CHRH}$	RDX		—	10	ns	
RDX ↓ → valid data input time	$t_{RLDV}$	RDX D00 to D15		—	$t_{CYC} - 30$	ns	*1
Data setup → RDX ↑ time	$t_{DSRH}$			3	—	ns	
RDX ↑ → data hold time	$t_{RHDX}$		3	—	ns		
RDX minimum pulse width	$t_{RLRH}$	RDX	$t_{CYC} - 10$	—	ns		
ASX setup	$t_{ASLCH}$	SYSCLK	3	—	ns		
ASX hold	$t_{CHASH}$	ASX	3	$t_{CYC} / 2 + 25$	ns		

\*1 : If the bus is expanded by automatic wait insertion or RDY input, add time ( $t_{CYC} \times$  the number of expanded cycles) to the rated value.

\*2 : The rating is under the conditions of “gear cycle × 1”. When the gear cycle is set to 1/2 to 1/16, use the formula below by entering 1/2 to 1/16 in “n” respectively.

# MB91220/S Series


Formula :  $3 / (2n) \times t_{cyc} + 45$



## (6) Ready Input Timing

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
RDY setup time →SYSCLK↓	$t_{RDYS}$	SYSCLK RDY	—	15	—	ns
SYSCLK↑→ RDY hold time	$t_{RDYH}$	SYSCLK RDY		0	—	ns



# MB91220/S Series


## (7) UART Timing

(T<sub>A</sub> : - 40 °C to + 105 °C; V<sub>CC</sub> = 5.0 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Serial clock Cycle time	t <sub>SCYC</sub>	SCK0, SCK3 to SCK5	—	8 t <sub>CP</sub>	—	ns	In internal shift clock mode, output pin; C <sub>L</sub> = 80 pF+1 TTL
SCK↓→ SOT delay time	t <sub>SLOV</sub>	SCK0, SCK3 to SCK5, SOT0, SOT3 to SOT5		- 80	+ 80	ns	
Valid SIN→ SCK↑	t <sub>IVSH</sub>	SCK0, SCK3 to SCK5,		100	—	ns	
SCK↑→ Valid SIN hold time	t <sub>SHIX</sub>	SIN0, SIN3 to SIN5		60	—	ns	
Serial clock “H” pulse width	t <sub>SHSL</sub>	SCK0, SCK3 to SCK5	—	4 t <sub>CP</sub>	—	ns	In internal shift clock mode, output pin; C <sub>L</sub> = 80 pF+1 TTL
Serial clock “L” pulse width	t <sub>LSLH</sub>			4 t <sub>CP</sub>	—	ns	
SCK↓→ SOT delay time	t <sub>SLOV</sub>	SCK0, SCK3 to SCK5, SOT0, SOT3 to SOT5		—	150	ns	
Valid SIN→ SCK↑	t <sub>IVSH</sub>	SCK0, SCK3 to SCK5,		60	—	ns	
SCK↑→ Valid SIN hold time	t <sub>SHIX</sub>	SIN0, SIN3 to SIN5		60	—	ns	

- Notes :
- The above ratings are the values for clock synchronous mode.
  - C<sub>L</sub> is a load capacitance connected to pins during testing.

- Internal Shift Clock Mode



- External Shift clock Mode




# MB91220/S Series

## (8) Timer Input Timing

( $T_A$ :  $-40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TIN0 to TIN2, PWC0 IN0 to IN3	—	$4 t_{CP}$	—	ns

### • Timer Input Timing




## (9) Trigger input Timing

( $T_A$ :  $-40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ ;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	INT0 to INT7, ATGX, RX0, RX1	—	$5 t_{CP}$	—	ns	
				1	—	$\mu\text{s}$	At STOP mode

### • Timer input timing



## 6. A/D Converter Electrical Characteristics

### (1) Electrical Characteristics

( $T_A$ :  $-40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ ;  $V_{CC} = AV_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Non-linearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential linearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN23	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	1 LSB = ( $AV_{RH} - AV_{SS}$ ) / 1024
Full-scale transition voltage	$V_{FST}$	AN0 to AN23	$AV_{RH} - 3.5\text{ LSB}$	$AV_{RH} - 1.5\text{ LSB}$	$AV_{RH} + 0.5\text{ LSB}$	V	
Sampling time	$t_{SMP}$	—	600	—	—	ns	$AV_{CC} \geq 4.5\text{ V}^{*1}$
			1200	—	—	ns	$4.0\text{ V} \leq AV_{CC} < 4.5\text{ V}^{*2}$
Compare time	$t_{CMP}$	—	990	—	—	ns	$AV_{CC} \geq 4.5\text{ V}^{*1}$
			1980	—	—	ns	$4.0\text{ V} \leq AV_{CC} < 4.5\text{ V}^{*2}$
A/D conversion time	$t_{CNV}$	—	3	—	—	$\mu\text{s}$	$t_{SMP} + t_{CMP}$
Analog port input current	$I_{AIN}$	AN0 to AN23	—	—	10	$\mu\text{A}$	$AV_{CC} \leq V_{AIN} \leq AV_{SS}$
Analog input voltage	$V_{AIN}$	AN0 to AN23	0	—	$AV_{RH}$	V	
Standard voltage	$AVR+$	$AV_{RH}$	4.0	—	$AV_{CC}$	V	
Power supply current	$I_A$	$AV_{CC}$	—	2.4	4.7	mA	
	$I_{AH}$		—	—	5	$\mu\text{A}$	*3
Standard voltage supply current	$I_R$	$AV_{RH}$	—	500	900	$\mu\text{A}$	$V_{AVRH} = 5.0\text{ V}$
	$I_{RH}$	$AV_{RH}$	—	—	5	$\mu\text{A}$	*3
Variation between channels	—	AN0 to AN23	—	—	5	LSB	

\*1 : Assume that the output impedance of the external analog signal is 2.74 k $\Omega$  or less. If the output impedance is high, the sampling time is longer than the standard value (refer to note) . For actual use, set  $t_{CNV} \leq t_{SMP} + t_{CMP}$ .

\*2 : Assume that the output impedance of the external analog signal is 0.7 k $\Omega$  or less. If the output impedance is high, the sampling time is longer than the standard value (refer to note) . For actual use, set  $t_{CNV} \leq t_{SMP} + t_{CMP}$ .

\*3 : This defines the power supply current when the A/D converter is not in operation and the CPU is stopped (at  $V_{CC} = AV_{CC} = AV_{RH} = 5.0\text{ V}$ ) .


(Continued)

# MB91220/S Series

(Continued)

Note : The external impedance of the analog input and its sampling time A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sampling and hold capacitor is insufficient. Therefore, it adversely affects A/D conversion precision

- Analog input circuit model



Note : The values are reference values.

R                      C  
3.95 k $\Omega$  (max)    17 pF (max)




To satisfy the A/D conversion precision standard, adjust the register value and operating frequency, or decrease the external impedance in accordance with the relationship between the external impedance and minimum sampling time, in order to make the sampling time longer than the minimum value.


## • The relationship between the external impedance and minimum sampling time

- At  $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$

[External impedance = 0 kΩ to 100 kΩ]




[External impedance = 0 kΩ to 20 kΩ]




- At  $4.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$

[External impedance = 0 kΩ to 100 kΩ]



[External impedance = 0 kΩ to 20 kΩ]



- If the sampling time is not sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

- Measure against noise for reference power supply (AVRH pin)

It is recommended that a bypass capacitor of several μF be input to the reference power supply (AVRH) .

- About errors


$|AVRH - AV_{SS}|$  becomes smaller, values of relative errors grow larger.

- Others

When placing a DC blocking capacitor between the external circuit and input pin, set the capacitance value by multiplying  $C_{SH}$  and several thousands as a guideline in order to minimize the impact from dividing voltage capacitance with  $C_{SH}$ .

# MB91220/S Series

## • Analog Input Equivalent Circuit



<Recommended parameter values for each element>

$r_s = 5 \text{ k}\Omega$  or less


$R_{SH} = \text{approx. } 2.5 \text{ k}\Omega$

$C_{SH} = \text{approx. } 10 \text{ pF}$

Note : These element parameters should be regarded as tentative values used only for design purposes. They do not guarantee the operation.

## (2) Term Definitions

- Resolution  
Level of analog variation that can be distinguished by the A/D converter.  
When the number of bits is 10, the analog voltage can be resolved into  $2^{10} = 1024$ .
- Total error  
Difference between actual and theoretical values, which is a total value derived from an offset error, gain error, non-linearity error and noise.
- Linearity error  
Deviation between the value along a straight line connecting the zero transition point (“00 0000 0000” ↔ “00 0000 0001”) of a device and the full-scale transition point (“11 1111 1110” ↔ “11 1111 1111”) compared with the actual conversion values obtained.
- Differential linearity error  
Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$1 \text{ LSB (Ideal value)} = \frac{AV_{CC} - AV_{SS}}{1024} \quad [\text{V}]$$



$$V_{OT} \text{ (Ideal value)} = AV_{SS} + 0.5 \text{ LSB} \quad [\text{V}]$$

$$V_{FST} \text{ (Ideal value)} = AV_{CC} - 1.5 \text{ LSB} \quad [\text{V}]$$

$V_{NT}$  : A voltage at which digital output transits from  $(N - 1)_H$  to  $N_H$ .

(Continued)

(Continued)



$$\text{Non linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which digital output transits from “000H” to “001H.”

V<sub>FST</sub> : Voltage at which digital output transits from “3FEH” to “3FFH.”

## 7. Electrical Characteristics for the D/A Converter

( $T_A$ : -40 °C to +105 °C;  $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ )


Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	8	bit	
Differential linearity error	—	—	—	—	±3	LSB	
Conversion time	—	—	—	0.45	—	μs	At load capacitance 20 pF
	—	—	—	2.00	—	μs	At load capacitance 100 pF
Reference power supply current	$I_{DVR}$	AVCC	—	162	920	μA	$T_A = +25 \text{ °C}$
	$I_{DVRS}$	AVCC	—	—	0.1	μA	At power down
Analog output impedance	—	—	2.0	3.0	3.9	kΩ	


# MB91220/S Series

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB91V220ACR-ES	401-pin ceramic PGA (PGA-401C-A02)	Evaluation product
MB91F223PFV-GSE1	144-pin plastic LQFP (FPT-144P-M08)	Sub clock support
MB91F223SPFV-GSE1	144-pin plastic LQFP (FPT-144P-M08)	Sub clock not yet support

## ■ PACKAGE DIMENSION

<p>144-pin plastic LQFP</p>  <p>(FPT-144P-M08)</p>	Lead pitch	0.50 mm
	Package width × package length	20.0 × 20.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	1.20g
	Code (Reference)	P-LFQFP144-20×20-0.50



Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/fj/DATASHEET/ef-ovpklv.html>

# MB91220/S Series

The information for microcontroller supports is shown in the following homepage.  
<http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.